File: Makefile.srcs

package info (click to toggle)
uhd 3.9.5-2
  • links: PTS, VCS
  • area: main
  • in suites: stretch
  • size: 107,272 kB
  • ctags: 57,231
  • sloc: cpp: 66,160; ansic: 59,349; python: 13,245; vhdl: 7,651; tcl: 2,668; sh: 1,634; makefile: 1,031; xml: 557; pascal: 230; csh: 94; asm: 20; perl: 11
file content (27 lines) | stat: -rw-r--r-- 752 bytes parent folder | download | duplicates (10)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
#
# Copyright 2010 Ettus Research LLC
#

##################################################
# Coregen Sources
##################################################
COREGEN_SRCS = $(abspath $(addprefix $(BASE_DIR)/../coregen/, \
fifo_xlnx_2Kx36_2clk.v \
fifo_xlnx_2Kx36_2clk.xco \
fifo_xlnx_512x36_2clk.v \
fifo_xlnx_512x36_2clk.xco \
fifo_xlnx_64x36_2clk.v \
fifo_xlnx_64x36_2clk.xco \
fifo_xlnx_16x19_2clk.v \
fifo_xlnx_16x19_2clk.xco \
fifo_xlnx_16x40_2clk.v \
fifo_xlnx_16x40_2clk.xco \
fifo_xlnx_32x36_2clk.v \
fifo_xlnx_32x36_2clk.xco \
fifo_xlnx_512x36_2clk_36to18.v \
fifo_xlnx_512x36_2clk_36to18.xco \
fifo_xlnx_512x36_2clk_18to36.v \
fifo_xlnx_512x36_2clk_18to36.xco \
fifo_xlnx_512x36_2clk_prog_full.v \
fifo_xlnx_512x36_2clk_prog_full.xco \
))