File: run_isim

package info (click to toggle)
uhd 3.9.5-2
  • links: PTS, VCS
  • area: main
  • in suites: stretch
  • size: 107,272 kB
  • ctags: 57,231
  • sloc: cpp: 66,160; ansic: 59,349; python: 13,245; vhdl: 7,651; tcl: 2,668; sh: 1,634; makefile: 1,031; xml: 557; pascal: 230; csh: 94; asm: 20; perl: 11
file content (18 lines) | stat: -rwxr-xr-x 525 bytes parent folder | download | duplicates (7)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
rm -rf fuse* *.exe isim
vlogcomp -work work ${XILINX}/verilog/src/glbl.v
vlogcomp -work work --sourcelibext .v \
	 --sourcelibdir ../../.. \
	  --sourcelibdir ../../../../control \
	 --sourcelibdir ../../../../../top/b200/coregen_dsp \
	 --sourcelibdir ../../../../../top/b200/coregen \
	 --sourcelibdir ${XILINX}/verilog/src/unimacro \
	 ../ddc_chain_tb.v



fuse work.ddc_chain_tb work.glbl -L unisims_ver -L xilinxcorelib_ver -o testbench.exe

# run the simulation script
./testbench.exe #-gui   #-tclbatch simcmds.tcl