1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
|
// Simulate a 4x4 switch configuration
localparam NUM_INPUTS = 4;
localparam NUM_OUTPUTS = 4;
//initial $dumpfile("axi_crossbar_tb.vcd");
//initial $dumpvars(0,axi_crossbar_tb);
reg [15:0] x;
reg [31:0] seq_i0, seq_i1, seq_i2, seq_i3, seq_o0, seq_o1, seq_o2, seq_o3;
reg sync_flag0, sync_flag1;
/////////////////////////////////////////////
//
// Control and input data thread.
//
/////////////////////////////////////////////
initial
begin
// Flags to synchronise test bench threads
sync_flag0 <= 0;
sync_flag1 <= 0;
@(posedge clk);
reset <= 1;
repeat (5) @(posedge clk);
@(posedge clk);
reset <= 0;
@(posedge clk);
// 2x2 Switch so only mask one bit of SID for route dest.
// Each slave must have a unique address, logic doesn't check for this.
//
// Local Addr = 2
write_setting_bus(512,2);
// Network Addr 0 & 1 go to Slave 0.
write_setting_bus(0,0); // 0.X goes to Port 0
write_setting_bus(1,0); // 1.X goes to Port 0
// Host Addr 0 goes to Slave 0...
write_setting_bus(256,0); // 2.0 goes to Port 0
// ...Host Addr 1 goes to Slave 1...
write_setting_bus(257,1); // 2.1 goes to Port 1
// ...Host Addr 2 goes to Slave 2...
write_setting_bus(258,2); // 2.2 goes to Port 2
// ...Host Addr 3 goes to Slave 3...
write_setting_bus(259,3); // 2.3 goes to Port 3
//
@(posedge clk);
fork
begin
// Master0 Sender Thread.
//
// addr 2.3 to Slave3
for (seq_i0 = 0; seq_i0 < 10; seq_i0=seq_i0 + 1)
enqueue_chdr_pkt_count(0,seq_i0,32+seq_i0,1,'h12345678+seq_i0*100,0,0,`SID(0,0,2,3));
while (sync_flag0 !== 1'b1)
@(posedge clk);
//
// addr 2.0 to Slave0
for (seq_i0 = 30; seq_i0 < 40; seq_i0=seq_i0 + 1)
enqueue_chdr_pkt_count(0,seq_i0,32+seq_i0,1,'h45678901+seq_i0*100,0,0,`SID(0,0,2,0));
end
begin
// Master1 Sender Thread.
//
// addr 2.2 to Slave2
for (seq_i1 = 10; seq_i1 < 20; seq_i1=seq_i1 + 1)
enqueue_chdr_pkt_count(1,seq_i1,32+seq_i1,1,'h23456789+seq_i1*100,0,0,`SID(0,0,2,2));
while (sync_flag1 !== 1'b1)
@(posedge clk);
//
// addr 2.1 to Slave1
for (seq_i1 = 20; seq_i1 < 30; seq_i1=seq_i1 + 1)
enqueue_chdr_pkt_count(1,seq_i1,32+seq_i1,1,'h34567890+seq_i1*100,0,0,`SID(0,0,2,1));
end
begin
// Master2 Sender Thread.
//
// addr 2.1 to Slave1
for (seq_i2 = 20; seq_i2 < 30; seq_i2=seq_i2 + 1)
enqueue_chdr_pkt_count(2,seq_i2,32+seq_i2,1,'h34567890+seq_i2*100,0,0,`SID(0,0,2,1));
//
// addr 2.2 to Slave2
for (seq_i2 = 10; seq_i2 < 20; seq_i2=seq_i2 + 1)
enqueue_chdr_pkt_count(2,seq_i2,32+seq_i2,1,'h23456789+seq_i2*100,0,0,`SID(0,0,2,2));
end
begin
// Master3 Sender Thread.
//
// addr 2.0 to Slave0
for (seq_i3 = 30; seq_i3 < 40; seq_i3=seq_i3 + 1)
enqueue_chdr_pkt_count(3,seq_i3,32+seq_i3,1,'h45678901+seq_i3*100,0,0,`SID(0,0,2,0));
//
// addr 2.3 to Slave3
for (seq_i3 = 0; seq_i3 < 10; seq_i3=seq_i3 + 1)
enqueue_chdr_pkt_count(3,seq_i3,32+seq_i3,1,'h12345678+seq_i3*100,0,0,`SID(0,0,2,3));
end
join
repeat (1000) @(posedge clk);
end // initial begin
/////////////////////////////////////////////
//
// Control and input data thread.
//
/////////////////////////////////////////////
initial
begin
// Wait for reset to go high
while (reset!==1'b1)
@(posedge clk);
// Wait for reset to go low
while (reset!==1'b0)
@(posedge clk);
// Fork concurrent output checkers for each egress port.
fork
begin
// Slave0 Recevier thread.
//
// addr 2.0 to Slave0
for (seq_o0 = 30; seq_o0 < 40; seq_o0=seq_o0 + 1)
dequeue_chdr_pkt_count(0,seq_o0,32+seq_o0,1,'h45678901+seq_o0*100,0,0,`SID(0,0,2,0));
sync_flag0 <= 1'b1;
//
// addr 2.0 to Slave0
for (seq_o0 = 30; seq_o0 < 40; seq_o0=seq_o0 + 1)
dequeue_chdr_pkt_count(0,seq_o0,32+seq_o0,1,'h45678901+seq_o0*100,0,0,`SID(0,0,2,0));
end
begin
// Slave1 Recevier thread.
//
// addr 2.1 to Slave1
for (seq_o1 = 20; seq_o1 < 30; seq_o1=seq_o1 + 1)
dequeue_chdr_pkt_count(1,seq_o1,32+seq_o1,1,'h34567890+seq_o1*100,0,0,`SID(0,0,2,1));
sync_flag1 <= 1'b1;
//
// addr 2.1 to Slave1
for (seq_o1 = 20; seq_o1 < 30; seq_o1=seq_o1 + 1)
dequeue_chdr_pkt_count(1,seq_o1,32+seq_o1,1,'h34567890+seq_o1*100,0,0,`SID(0,0,2,1));
end
begin
// Slave2 Recevier thread.
//
// addr 2.2 to Slave2
for (seq_o2 = 10; seq_o2 < 20; seq_o2=seq_o2 + 1)
dequeue_chdr_pkt_count(2,seq_o2,32+seq_o2,1,'h23456789+seq_o2*100,0,0,`SID(0,0,2,2));
//
// addr 2.2 to Slave2
for (seq_o2 = 10; seq_o2 < 20; seq_o2=seq_o2 + 1)
dequeue_chdr_pkt_count(2,seq_o2,32+seq_o2,1,'h23456789+seq_o2*100,0,0,`SID(0,0,2,2));
end
begin
// Slave3 Recevier thread.
//
// addr 2.3 to Slave3
for (seq_o3 = 0; seq_o3 < 10; seq_o3=seq_o3 + 1)
dequeue_chdr_pkt_count(3,seq_o3,32+seq_o3,1,'h12345678+seq_o3*100,0,0,`SID(0,0,2,3));
//
// addr 2.3 to Slave3
for (seq_o3 = 0; seq_o3 < 10; seq_o3=seq_o3 + 1)
dequeue_chdr_pkt_count(3,seq_o3,32+seq_o3,1,'h12345678+seq_o3*100,0,0,`SID(0,0,2,3));
end
join
repeat (1000) @(posedge clk);
$finish;
end // initial begin
|
