1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
|
module ram16_2sum (input clock, input write,
input [3:0] wr_addr, input [15:0] wr_data,
input [3:0] rd_addr1, input [3:0] rd_addr2,
output reg [15:0] sum);
reg signed [15:0] ram_array [0:15];
reg signed [15:0] a,b;
wire signed [16:0] sum_int;
always @(posedge clock)
if(write)
ram_array[wr_addr] <= #1 wr_data;
always @(posedge clock)
begin
a <= #1 ram_array[rd_addr1];
b <= #1 ram_array[rd_addr2];
end
assign sum_int = {a[15],a} + {b[15],b};
always @(posedge clock)
sum <= #1 sum_int[16:1] + (sum_int[16]&sum_int[0]);
endmodule // ram16_2sum
|
