1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
|
//
// Copyright 2011 Ettus Research LLC
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program. If not, see <http://www.gnu.org/licenses/>.
//
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
module single_u2_sim();
// Misc, debug
wire [7:0] leds;
wire [31:0] debug;
wire [1:0] debug_clk;
// Expansion
wire exp_pps_in;
wire exp_pps_out;
// GMII
// GMII-CTRL
wire GMII_COL;
wire GMII_CRS;
// GMII-TX
wire [7:0] GMII_TXD;
wire GMII_TX_EN;
wire GMII_TX_ER;
wire GMII_GTX_CLK;
wire GMII_TX_CLK; // 100mbps clk
// GMII-RX
wire [7:0] GMII_RXD;
wire GMII_RX_CLK;
wire GMII_RX_DV;
wire GMII_RX_ER;
// GMII-Management
wire MDIO;
wire MDC;
wire PHY_INTn; // open drain
wire PHY_RESETn;
wire PHY_CLK; // possibly use on-board osc
// RAM
wire [17:0] RAM_D;
wire [18:0] RAM_A;
wire RAM_CE1n;
wire RAM_CENn;
wire RAM_CLK;
wire RAM_WEn;
wire RAM_OEn;
wire RAM_LDn;
// SERDES
wire ser_enable;
wire ser_prbsen;
wire ser_loopen;
wire ser_rx_en;
wire ser_tx_clk;
wire [15:0] ser_t;
wire ser_tklsb;
wire ser_tkmsb;
wire ser_rx_clk;
wire [15:0] ser_r;
wire ser_rklsb;
wire ser_rkmsb;
// CPLD interface
wire cpld_din, cpld_clk, cpld_detached, cpld_start, cpld_mode, cpld_done;
// ADC
wire [13:0] adc_a;
wire adc_ovf_a;
wire adc_on_a, adc_oe_a;
wire [13:0] adc_b;
wire adc_ovf_b;
wire adc_on_b, adc_oe_b;
// DAC
wire [15:0] dac_a;
wire [15:0] dac_b;
// I2C
wire SCL;
wire SDA;
// Clock Gen Control
wire [1:0] clk_en;
wire [1:0] clk_sel;
wire clk_func; // FIXME is an input to control the 9510
wire clk_status;
// Clocks
reg clk_fpga;
reg clk_to_mac;
wire pps_in;
// Generic SPI
wire sclk, mosi, miso;
wire sen_clk;
wire sen_dac;
wire sen_tx_db;
wire sen_tx_adc;
wire sen_tx_dac;
wire sen_rx_db;
wire sen_rx_adc;
wire sen_rx_dac;
// GPIO to DBoards
wire [15:0] io_tx;
wire [15:0] io_rx;
wire wb_clk;
wire start, clock_ready;
reg aux_clk;
initial aux_clk= 1'b0;
always #6 aux_clk = ~aux_clk;
initial clk_fpga = 1'bx;
initial #3007 clk_fpga = 1'b0;
always #5 clk_fpga = ~clk_fpga;
initial clk_to_mac = 0;
always #4 clk_to_mac = ~clk_to_mac;
wire div_clk, dsp_clk;
reg [7:0] div_ctr = 0;
assign dsp_clk = clock_ready ? clk_fpga : aux_clk;
assign wb_clk = div_clk;
`define CLK_DIV_2 1
//`define CLK_DIV_3
`ifdef CLK_DIV_2
localparam clock_divider = 4'd2;
always @(posedge dsp_clk)
div_ctr <= div_ctr + 1;
assign div_clk = div_ctr[0];
`endif
`ifdef CLK_DIV_3
localparam clock_divider = 2;
always @(posedge dsp_clk or negedge dsp_clk)
if(div_ctr == 5)
div_ctr <= 0;
else
div_ctr <= div_ctr + 1;
assign div_clk = ((div_ctr == 0) | (div_ctr == 1) | (div_ctr == 2));
`endif
initial
$monitor($time, ,clock_ready);
always #1000000 $monitor("Time in ns ",$time);
initial begin
@(negedge cpld_done);
@(posedge cpld_done);
$dumpfile("single_u2_sim.lxt");
$dumpvars(0,single_u2_sim);
end
initial #10000000 $finish;
cpld_model
cpld_model (.aux_clk(aux_clk),.start(cpld_start),.mode(cpld_mode),.done(cpld_done),
.dout(cpld_din),.sclk(cpld_clk),.detached(cpld_detached));
serdes_model serdes_model
(.ser_tx_clk(ser_tx_clk), .ser_tkmsb(ser_tkmsb), .ser_tklsb(ser_tklsb), .ser_t(ser_t),
.ser_rx_clk(ser_rx_clk), .ser_rkmsb(ser_rkmsb), .ser_rklsb(ser_rklsb), .ser_r(ser_r),
.even(0),.error(0) );
adc_model adc_model
(.clk(dsp_clk),.rst(0),
.adc_a(adc_a),.adc_ovf_a(adc_ovf_a),.adc_on_a(adc_on_a),.adc_oe_a(adc_oe_a),
.adc_b(adc_b),.adc_ovf_b(adc_ovf_b),.adc_on_b(adc_on_b),.adc_oe_b(adc_oe_b) );
wire [2:0] speed;
phy_sim phy_model
(.Gtx_clk(GMII_GTX_CLK), . Rx_clk(GMII_RX_CLK), .Tx_clk(GMII_TX_CLK),
.Tx_er(GMII_TX_ER), .Tx_en(GMII_TX_EN), .Txd(GMII_TXD),
.Rx_er(GMII_RX_ER), .Rx_dv(GMII_RX_DV), .Rxd(GMII_RXD),
.Crs(GMII_CRS), .Col(GMII_COL),
.Speed(speed), .Done(0) );
pullup p3(MDIO);
miim_model miim_model
(.mdc_i(MDC),.mdio(MDIO),.phy_resetn_i(PHY_RESETn),.phy_clk_i(PHY_CLK),
.phy_intn_o(PHY_INTn),.speed_o(speed) );
xlnx_glbl glbl (.GSR(),.GTS());
wire RAM_MODE = 1'b0;
cy1356 ram_model(.d(RAM_D),.clk(RAM_CLK),.a(RAM_A),
.bws(2'b00),.we_b(RAM_WEn),.adv_lb(RAM_LDn),
.ce1b(RAM_CE1n),.ce2(1'b1),.ce3b(1'b0),
.oeb(RAM_OEn),.cenb(RAM_CENn),.mode(RAM_MODE) );
M24LC024B eeprom_model(.A0(0),.A1(0),.A2(0),.WP(0),
.SDA(SDA),.SCL(SCL),.RESET(0));
wire scl_pad_i, scl_pad_o, scl_pad_oen_o;
wire sda_pad_i, sda_pad_o, sda_pad_oen_o;
pullup p1(SCL);
pullup p2(SDA);
assign scl_pad_i = SCL;
assign sda_pad_i = SDA;
assign SCL = scl_pad_oen_o ? 1'bz : scl_pad_o;
assign SDA = sda_pad_oen_o ? 1'bz : sda_pad_o;
// printf output
wire uart_baud_o, uart_tx_o, uart_rx_i;
assign uart_rx_i = 1'b1;
uart_rx uart_rx(.baudclk(uart_baud_o),.rxd(uart_tx_o));
// End the simulation
always @(posedge wb_clk)
if((u2_core.m0_we == 1'd1)&&(u2_core.m0_adr == 16'hC2F0))
begin
$display($time, "Finish called.",);
$finish;
end
u2_core #(.RAM_SIZE(32768))
u2_core(.dsp_clk (dsp_clk),
.wb_clk (wb_clk),
.clock_ready (clock_ready),
.clk_to_mac (clk_to_mac),
.pps_in (pps_in),
.leds (leds),
.debug (debug[31:0]),
.debug_clk (debug_clk[1:0]),
.exp_pps_in (exp_pps_in),
.exp_pps_out (exp_pps_out),
.GMII_COL (GMII_COL),
.GMII_CRS (GMII_CRS),
.GMII_TXD (GMII_TXD[7:0]),
.GMII_TX_EN (GMII_TX_EN),
.GMII_TX_ER (GMII_TX_ER),
.GMII_GTX_CLK (GMII_GTX_CLK),
.GMII_TX_CLK (GMII_TX_CLK),
.GMII_RXD (GMII_RXD[7:0]),
.GMII_RX_CLK (GMII_RX_CLK),
.GMII_RX_DV (GMII_RX_DV),
.GMII_RX_ER (GMII_RX_ER),
.MDIO (MDIO),
.MDC (MDC),
.PHY_INTn (PHY_INTn),
.PHY_RESETn (PHY_RESETn),
.ser_enable (ser_enable),
.ser_prbsen (ser_prbsen),
.ser_loopen (ser_loopen),
.ser_rx_en (ser_rx_en),
.ser_tx_clk (ser_tx_clk),
.ser_t (ser_t[15:0]),
.ser_tklsb (ser_tklsb),
.ser_tkmsb (ser_tkmsb),
.ser_rx_clk (ser_rx_clk),
.ser_r (ser_r[15:0]),
.ser_rklsb (ser_rklsb),
.ser_rkmsb (ser_rkmsb),
.cpld_start (cpld_start),
.cpld_mode (cpld_mode),
.cpld_done (cpld_done),
.cpld_din (cpld_din),
.cpld_clk (cpld_clk),
.cpld_detached (cpld_detached),
.cpld_init_b (1),
.por (0),
.adc_a (adc_a[13:0]),
.adc_ovf_a (adc_ovf_a),
.adc_on_a (adc_on_a),
.adc_oe_a (adc_oe_a),
.adc_b (adc_b[13:0]),
.adc_ovf_b (adc_ovf_b),
.adc_on_b (adc_on_b),
.adc_oe_b (adc_oe_b),
.dac_a (dac_a[15:0]),
.dac_b (dac_b[15:0]),
.scl_pad_i (scl_pad_i),
.scl_pad_o (scl_pad_o),
.scl_pad_oen_o (scl_pad_oen_o),
.sda_pad_i (sda_pad_i),
.sda_pad_o (sda_pad_o),
.sda_pad_oen_o (sda_pad_oen_o),
.clk_en (clk_en[1:0]),
.clk_sel (clk_sel[1:0]),
.clk_func (clk_func),
.clk_status (clk_status),
.sclk (sclk),
.mosi (mosi),
.miso (miso),
.sen_clk (sen_clk),
.sen_dac (sen_dac),
.sen_tx_db (sen_tx_db),
.sen_tx_adc (sen_tx_adc),
.sen_tx_dac (sen_tx_dac),
.sen_rx_db (sen_rx_db),
.sen_rx_adc (sen_rx_adc),
.sen_rx_dac (sen_rx_dac),
.io_tx (io_tx[15:0]),
.io_rx (io_rx[15:0]),
.RAM_D (RAM_D),
.RAM_A (RAM_A),
.RAM_CE1n (RAM_CE1n),
.RAM_CENn (RAM_CENn),
.RAM_CLK (RAM_CLK),
.RAM_WEn (RAM_WEn),
.RAM_OEn (RAM_OEn),
.RAM_LDn (RAM_LDn),
.uart_tx_o (uart_tx_o),
.uart_rx_i (uart_rx_i),
.uart_baud_o (uart_baud_o),
.sim_mode (1'b1),
.clock_divider (clock_divider)
);
endmodule // single_u2_sim
|
