File: setting_reg.v

package info (click to toggle)
uhd 4.9.0.0%2Bds1-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 184,180 kB
  • sloc: cpp: 262,887; python: 112,011; ansic: 102,670; vhdl: 57,031; tcl: 19,924; xml: 8,581; makefile: 3,028; sh: 2,812; pascal: 230; javascript: 120; csh: 94; asm: 20; perl: 11
file content (43 lines) | stat: -rw-r--r-- 1,147 bytes parent folder | download | duplicates (2)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
//
// Copyright 2011-2012 Ettus Research LLC
// Copyright 2018 Ettus Research, a National Instruments Company
// Copyright 2022 Ettus Research, a National Instruments Brand
//
// SPDX-License-Identifier: LGPL-3.0-or-later
//
// Module: setting_reg
//
// Description:
//
//   A settings register is a peripheral for the settings register bus. When
//   the settings register sees the strobe and a matching address, the outputs
//   will be become registered to the given input bus.
//

module setting_reg #(
  parameter my_addr  = 0,
  parameter awidth   = 8,
  parameter width    = 32,
  parameter at_reset = 0
) (
  input  wire              clk,
  input  wire              rst,
  input  wire              strobe,
  input  wire [awidth-1:0] addr,
  input  wire [      31:0] in,
  output reg  [ width-1:0] out,
  output reg               changed
);
  always @(posedge clk)
    if(rst) begin
      out <= at_reset;
      changed <= 1'b0;
    end else begin
      if(strobe && (my_addr == addr)) begin
        out     <= in[width-1:0];
        changed <= 1'b1;
      end else begin
        changed <= 1'b0;
      end
    end
endmodule // setting_reg