File: ctrlport_if_terminator.sv

package info (click to toggle)
uhd 4.9.0.0%2Bds1-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 184,180 kB
  • sloc: cpp: 262,887; python: 112,011; ansic: 102,670; vhdl: 57,031; tcl: 19,924; xml: 8,581; makefile: 3,028; sh: 2,812; pascal: 230; javascript: 120; csh: 94; asm: 20; perl: 11
file content (44 lines) | stat: -rw-r--r-- 1,149 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
//
// Copyright 2025 Ettus Research, a National Instruments Brand
//
// SPDX-License-Identifier: LGPL-3.0-or-later
//
// Module: ctrlport_if_terminator
//
// Description:
//
//   Returns an error for all ctrlport requests in given address range.
//
// Parameters:
//
//  BASE_ADDRESS : First address to generate response for.
//  WINDOW_SIZE  : Size of the address space.
//                 Last address in range will be BASE_ADDRESS + WINDOW_SIZE - 1.
//

module ctrlport_if_terminator #(
  int BASE_ADDRESS = 0,
  int WINDOW_SIZE  = 32
)(
  ctrlport_if.slave s_ctrlport
);

  import ctrlport_pkg::*;

  // drive acknowledgement on requests but not on reset
  always_ff @(posedge s_ctrlport.clk) begin
    if (s_ctrlport.rst) begin
      s_ctrlport.resp.ack <= 1'b0;
    end else if ((s_ctrlport.req.addr >= BASE_ADDRESS) &&
      (s_ctrlport.req.addr < BASE_ADDRESS + WINDOW_SIZE)) begin
      s_ctrlport.resp.ack <= s_ctrlport.req.wr | s_ctrlport.req.rd;
    end else begin
      s_ctrlport.resp.ack <= 1'b0;
    end
  end

  // other outputs are fixed
  assign s_ctrlport.resp.status = STS_CMDERR;
  assign s_ctrlport.resp.data = '0;

endmodule