File: ctrlport_if_window.sv

package info (click to toggle)
uhd 4.9.0.0%2Bds1-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 184,180 kB
  • sloc: cpp: 262,887; python: 112,011; ansic: 102,670; vhdl: 57,031; tcl: 19,924; xml: 8,581; makefile: 3,028; sh: 2,812; pascal: 230; javascript: 120; csh: 94; asm: 20; perl: 11
file content (45 lines) | stat: -rw-r--r-- 1,283 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
//
// Copyright 2025 Ettus Research, a National Instruments Brand
//
// SPDX-License-Identifier: LGPL-3.0-or-later
//
// Module: ctrlport_if_window
//
// Description:
//
//   Copy requests from slave to master interface when s_ctrlport_req_addr is in
//   address range specified by the parameters.
//
// Parameters:
//
//  BASE_ADDRESS : Base address of the window.
//                 This will be the first address in the range.
//  WINDOW_SIZE  : Size of the address space for the window.
//                 Last address in range will be BASE_ADDRESS + WINDOW_SIZE - 1.
//

module ctrlport_if_window #(
  int BASE_ADDRESS = 0,
  int WINDOW_SIZE  = 32
) (
  ctrlport_if.slave s_ctrlport,
  ctrlport_if.master m_ctrlport
);

  always_comb begin
    // Mask write and read flag
    automatic logic address_in_range = (s_ctrlport.req.addr >= BASE_ADDRESS) &&
      (s_ctrlport.req.addr < BASE_ADDRESS + WINDOW_SIZE);

    // initialize master request by slave request
    m_ctrlport.req = s_ctrlport.req;

    // overwrite write and read flag with in range flag
    m_ctrlport.req.wr = s_ctrlport.req.wr && address_in_range;
    m_ctrlport.req.rd = s_ctrlport.req.rd && address_in_range;

    // transfer reponse without change
    s_ctrlport.resp = m_ctrlport.resp;
  end

endmodule