File: catcap_tb.build

package info (click to toggle)
uhd 4.9.0.0%2Bds1-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 184,180 kB
  • sloc: cpp: 262,887; python: 112,011; ansic: 102,670; vhdl: 57,031; tcl: 19,924; xml: 8,581; makefile: 3,028; sh: 2,812; pascal: 230; javascript: 120; csh: 94; asm: 20; perl: 11
file content (21 lines) | stat: -rwxr-xr-x 381 bytes parent folder | download | duplicates (9) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
 

#!/bin/sh

rm -rf isim* 
rm -rf catcap_tb
rm -rf fuse*
\
#     --sourcelibdir ../../models \

vlogcomp \
    --sourcelibext .v \
    --sourcelibdir ../../coregen \
    --sourcelibdir ../../control_lib \
    --sourcelibdir . \
    --sourcelibdir $XILINX/verilog/src \
    --sourcelibdir $XILINX/verilog/src/unisims \
    --work work \
    catcap_tb.v

 
fuse -o catcap_tb catcap_tb