1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
|
// SPDX-License-Identifier: GPL-2.0 OR X11
/*
* Copyright (c) 2018 National Instruments Corp
*/
/dts-v1/;
/plugin/;
#include "n310-fpga.dtsi"
&fpga_full {
uio@40006000 {
compatible = "usrp-uio";
reg = <0x40006000 0x2000>;
reg-names = "misc-enet-regs0";
status = "okay";
};
nixge1: ethernet@40008000 {
compatible = "ni,xge-enet-2.00";
reg = <0x40008000 0x6000>;
clocks = <&clkc 15>;
clock-names = "bus_clk";
nvmem-cells = <ð2_addr>;
nvmem-cell-names = "address";
interrupts = <0 31 4>, <0 32 4>;
interrupt-names = "rx", "tx";
interrupt-parent = <&intc>;
status = "okay";
phy-mode = "xgmii";
phy-handle = <ðernet_phy2>;
mdio {
ethernet_phy2: ethernet-phy@4 {
compatible = "ethernet-phy-ieee802.3-c45";
reg = <4>;
};
};
};
uio@4000e000 {
compatible = "usrp-uio";
reg = <0x4000e000 0x2000>;
reg-names = "misc-enet-regs1";
status = "okay";
};
uio@43d40000 {
compatible = "usrp-uio";
reg = <0x43d40000 0x40000>;
reg-names = "wr-regs";
status = "okay";
};
uart2@42c00000 {
compatible = "xlnx,xps-uartlite-1.00.a";
reg = <0x42c00000 0x1000>;
interrupt-parent = <&intc>;
interrupts = <0 54 4>;
};
};
#include "n310-common.dtsi"
#include "dma-common.dtsi"
|
