1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294
|
#!/usr/bin/env python3
#
# Copyright 2019 Ettus Research, a National Instruments Brand
#
# SPDX-License-Identifier: GPL-3.0-or-later
#
"""
Update the CPLD image for the X4xx
"""
import sys
import os
import argparse
import subprocess
import pyudev
from usrp_mpm.mpmlog import get_logger
from usrp_mpm.sys_utils.sysfs_gpio import GPIOBank
from usrp_mpm.sys_utils.udev import dt_symbol_get_spidev
from usrp_mpm.periph_manager.x4xx_mb_cpld import make_mb_cpld_ctrl
from usrp_mpm.chips.max10_cpld_flash_ctrl import Max10CpldFlashCtrl
OPENOCD_DIR = "/usr/share/openocd/scripts"
CONFIGS = {
'axi_bitq' : {
'files' : ["fpga/altera-10m50.cfg"],
'cmd' : ["interface axi_bitq; axi_bitq_config %u %u; adapter_khz %u",
"init; svf -tap 10m50.tap %s -progress -quiet;exit"]
}
}
AXI_BITQ_ADAPTER_SPEED = 5000
AXI_BITQ_BUS_CLK = 40000000
def check_openocd_files(files, logger=None):
"""
Check if all file required by OpenOCD exist
:param logger: logger object
"""
for ocd_file in files:
if not os.path.exists(os.path.join(OPENOCD_DIR, ocd_file)):
if logger is not None:
logger.error("Missing file %s" % os.path.join(OPENOCD_DIR, ocd_file))
return False
return True
def check_fpga_state(which=0):
"""
Check if the FPGA is operational
:param which: the FPGA to check
"""
logger = get_logger('update_cpld')
try:
context = pyudev.Context()
fpga_mgrs = list(context.list_devices(subsystem="fpga_manager"))
if fpga_mgrs:
state = fpga_mgrs[which].attributes.asstring('state')
logger.trace("FPGA State: {}".format(state))
return state == "operating"
return False
except OSError as ex:
logger.error("Error while checking FPGA status: {}".format(ex))
return False
def find_axi_bitq_uio():
"""
Find the AXI Bitq UIO device
"""
label = 'jtag-0'
logger = get_logger('update_cpld')
try:
context = pyudev.Context()
for uio in context.list_devices(subsystem="uio"):
uio_label = uio.attributes.asstring('maps/map0/name')
logger.trace("UIO label: {}, match: {} number: {}".format(
uio_label, uio_label == label, uio.sys_number))
if uio_label == label:
return int(uio.sys_number)
return None
except OSError as ex:
logger.error("Error while looking for axi_bitq uio nodes: {}".format(ex))
return None
def get_gpio_controls():
"""
Instantiates an object to control JTAG related GPIO pins
Bank 3 - Pin 0: Allows toggle of JTAG Enable and additional signals
Bank 3 - Pin 1: JTAG Enable signal to the CPLD
"""
# Bank 3 starts at pin 78
offset = 78
mask = 0x03
ddr = 0x03
return GPIOBank({'label': 'zynqmp_gpio'}, offset, mask, ddr)
def enable_jtag_gpio(gpios, disable=False):
"""
Toggle JTAG Enable line to the CPLD
"""
CPLD_JTAG_OE_n_pin = 0
PL_CPLD_JTAGEN_pin = 1
if not disable:
gpios.set(CPLD_JTAG_OE_n_pin, 0) # CPLD_JTAG_OE_n is active low
gpios.set(PL_CPLD_JTAGEN_pin, 1) # PL_CPLD_JTAGEN is active high
else:
gpios.set(CPLD_JTAG_OE_n_pin, 0) # CPLD_JTAG_OE_n is active low
gpios.set(PL_CPLD_JTAGEN_pin, 0) # PL_CPLD_JTAGEN is active high
def do_update_cpld(filename, updater_mode):
"""
Carry out update process for the CPLD
:param filename: path (on device) to the new CPLD image
:param updater_mode: the updater method to use- Either flash or legacy
:return: True on success, False otherwise
"""
assert updater_mode in ('legacy', 'flash'), \
f"Invalid updater method {updater_mode} given"
logger = get_logger('update_cpld')
logger.info("Programming CPLD of mboard with image {} using {} mode"
.format(filename, updater_mode))
if not os.path.exists(filename):
logger.error("CPLD image file {} not found".format(filename))
return False
if updater_mode == 'legacy':
return jtag_cpld_update(filename, logger)
if updater_mode == 'flash':
cpld_spi_node = dt_symbol_get_spidev('mb_cpld')
regs = make_mb_cpld_ctrl(cpld_spi_node, logger)
reconfig_engine_offset = 0x40
cpld_min_revision = 0x19100108
flash_control = Max10CpldFlashCtrl(logger, regs, reconfig_engine_offset, cpld_min_revision)
return flash_control.update(filename)
return False
def jtag_cpld_update(filename, logger):
"""
Update the MB CPLD via dedicated JTAG lines in the FPGA
Note: To use this update mechanism, a FPGA image with JTAG
lines must be loaded.
"""
if logger is None:
logger = get_logger('update_cpld')
if not check_fpga_state():
logger.error("CPLD lines are routed through fabric, "
"FPGA is not programmed, giving up")
return False
mode = 'axi_bitq'
config = CONFIGS[mode]
if not filename.endswith('svf'):
logger.warning('The legacy JTAG programming mechanism expects '
'.svf files. The CPLD file being used may be incorrect.')
if check_openocd_files(config['files'], logger=logger):
logger.trace("Found required OpenOCD files.")
else:
# check_openocd_files logs errors
return False
uio_id = find_axi_bitq_uio()
if uio_id is None or uio_id < 0:
logger.error('Failed to find axi_bitq uio devices. '\
'Make sure overlays are up to date')
return False
try:
gpios = get_gpio_controls()
except RuntimeError as ex:
logger.error('Could not open GPIO required for JTAG programming!'\
' {}'.format(ex))
return False
enable_jtag_gpio(gpios)
cmd = ["openocd",
"-c", config['cmd'][0] % (uio_id, AXI_BITQ_BUS_CLK, AXI_BITQ_ADAPTER_SPEED),
"-f", (config['files'][0]).strip(),
"-c", config['cmd'][1] % filename]
logger.trace("Update CPLD CMD: {}".format(" ".join(cmd)))
subprocess.call(cmd)
# Disable JTAG dual-purpose pins to CPLD after reprogramming
enable_jtag_gpio(gpios, disable=True)
logger.trace("Done programming CPLD...")
return True
def get_mb_info(item):
valid_items = {'pid', 'rev', 'compat_rev'}
assert(item in valid_items)
import re
cmd = ['eeprom-dump', 'mb']
output = subprocess.check_output(
cmd,
stderr=subprocess.STDOUT,
).decode('utf-8')
expression = re.compile(f"^usrp_eeprom_board_info.*{item}: 0x([0-9A-Fa-f]+)")
for line in output.splitlines():
match = expression.match(line)
if match:
ret_val = int(match.group(1), 16)
return ret_val
raise AssertionError(f"Cannot get {item} from MB eeprom: `{output}'")
def get_default_cpld_image_names(pid, compat_rev):
"""Determine the default CPLD image name based on the compat_rev"""
if pid==0x410:
default_cpld_image_10m04 = ['cpld-x410-10m04.rpd', 'usrp_x410_cpld_10m04.rpd']
default_cpld_image_10m08 = ['cpld-x410-10m08.rpd', 'usrp_x410_cpld_10m08.rpd']
elif pid==0x440:
default_cpld_image_10m04 = ['cpld-x440-10m04.rpd', 'usrp_x440_cpld_10m04.rpd']
default_cpld_image_10m08 = ['cpld-x440-10m08.rpd', 'usrp_x440_cpld_10m08.rpd']
else:
raise NotImplementedError(f"No default CPLD image found for PID 0x{pid:x}")
default_image_name_mapping = {
1: default_cpld_image_10m04,
2: default_cpld_image_10m04,
3: default_cpld_image_10m04,
4: default_cpld_image_10m04,
5: default_cpld_image_10m04,
6: default_cpld_image_10m04,
7: default_cpld_image_10m08
}
if compat_rev not in default_image_name_mapping:
raise NotImplementedError(f"The default CPLD image name for compat_rev {compat_rev} is not available")
return default_image_name_mapping[compat_rev]
def main():
"""
Go, go, go!
"""
def parse_args():
"""Parse the command-line arguments"""
parser = argparse.ArgumentParser(description='Update the CPLD image on the X4xx')
pid = get_mb_info('pid')
default_image_names = get_default_cpld_image_names(pid, get_mb_info('compat_rev'))
default_image_path = "/lib/firmware/ni/" + default_image_names[0]
parser.add_argument("--file", help="Filename of CPLD image",
default=default_image_path)
# There are two --updater options supported by the script: "legacy" and "flash". However,
# the "legacy" mode requires a custom FPGA bitfile where the JTAG engine is compiled into.
# This is not the case for the standard UHD bitfile and hence the legacy mode cannot be
# used with it. --> Hide the command line argument to avoid false expectations
parser.add_argument("--updater",
help = argparse.SUPPRESS,
default="flash")
parser.add_argument("--force", help="Force installing the CPLD image specified by the --file " \
"argument if it does not match the name of the default CPLD image. " \
"Using the wrong CPLD image may brick your device.",
action="store_true", default=False, required=False)
parser.add_argument(
'-v',
'--verbose',
help="Increase verbosity level",
action="count",
default=1
)
parser.add_argument(
'-q',
'--quiet',
help="Decrease verbosity level",
action="count",
default=0
)
args = parser.parse_args()
if (os.path.basename(args.file) not in default_image_names) and not args.force:
devices = {0x410: 'X410', 0x440: 'X440'}
device = devices.get(pid, "unknown device")
parser.epilog = f"\nERROR: Valid CPLD image names for {device} compat_rev "\
f"{get_mb_info('compat_rev')} are {' and '.join(default_image_names)}, " \
f"but you selected {args.file}. Using the wrong CPLD image may brick your device. " \
f"Please use the --force option if you are really sure."
parser.print_help()
parser.epilog = None
sys.exit(1)
return args
args = parse_args()
# We need to make a logger if we're running stand-alone
from usrp_mpm.mpmlog import get_main_logger
log = get_main_logger(log_default_delta=args.verbose-args.quiet)
return do_update_cpld(args.file, args.updater)
if __name__ == "__main__":
sys.exit(not main())
|