1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
|
Description: Add RISC-V architecture to CPU list
Author: Eric Long <i@hack3r.moe>
Origin: https://bugs.debian.org/cgi-bin/bugreport.cgi?att=1;bug=1020965;filename=riscv64-fix-ftbfs.patch;msg=5
Bug-Debian: https://bugs.debian.org/cgi-bin/bugreport.cgi?bug=1020965
Bug-Ubuntu: https://bugs.launchpad.net/debian/+source/uhub/+bug/2061039
Forwarded: no
Reviewed-by: Zixing Liu <zixing.liu@canonical.com>
Last-Update: 2022-09-30
---
--- a/src/system.h.in
+++ b/src/system.h.in
@@ -245,6 +245,10 @@
#define CPUINFO "s390"
#endif
+#if defined(__riscv)
+#define CPUINFO "RISC-V"
+#endif
+
/* Misc */
#ifdef MSG_NOSIGNAL
#define UHUB_SEND_SIGNAL MSG_NOSIGNAL
|
