File: README.xilinx

package info (click to toggle)
uisp 20050207-4.3
  • links: PTS
  • area: main
  • in suites: bullseye, sid
  • size: 916 kB
  • sloc: cpp: 4,606; sh: 872; ansic: 429; makefile: 140
file content (12 lines) | stat: -rw-r--r-- 209 bytes parent folder | download | duplicates (7)
1
2
3
4
5
6
7
8
9
10
11
12
I've made a quick hack to support Xilinx HW-JTAG-PC cable.
Connection is as follows:

TCK --> SCK
TDO --> MISO
TDI --> MOSI
TMS --> RESET#

--
Tetsuya Okada  <okayan@c-creators.co.jp>
Computer Creators, Inc.