File: README

package info (click to toggle)
usrp 0.8-1
  • links: PTS
  • area: contrib
  • in suites: sarge
  • size: 9,420 kB
  • ctags: 5,295
  • sloc: sh: 8,481; cpp: 7,533; ansic: 4,579; makefile: 734; python: 557; xml: 390; pascal: 348
file content (30 lines) | stat: -rw-r--r-- 856 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
#
# README -- the short version
#

The top level makefile handles the host code and FX2 firmware.

Besides the normal gcc suite and all the auto tools, you'll need
the SDCC free C compiler to build the firmware.  You MUST
USE VERSION 2.4.0 due to some problems with variable initialization.
http://sdcc.sourceforge.net


To build the fpga configuration bitstring you'll need Altera's no cost
Quartus II development tools.  We're currently building with 
Quartus II 4.2 Web Edition.  The project file is
usrp/fpga/toplevel/usrp_std/usrp_std.qpf

# To get started...

./bootstrap	# if you're building from CVS

./configure
make && make check && make install


The high level interface to the USRP using our standard FPGA bitstram
is contained in usrp/host/lib/usrp_standard.h

If you've got doxygen installed, there are html docs in
usrp/doc/html/index.html