1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770
|
/*---------------------------------------------------------------*/
/*--- begin host_mips_defs.h ---*/
/*---------------------------------------------------------------*/
/*
This file is part of Valgrind, a dynamic binary instrumentation
framework.
Copyright (C) 2010-2013 RT-RK
mips-valgrind@rt-rk.com
This program is free software; you can redistribute it and/or
modify it under the terms of the GNU General Public License as
published by the Free Software Foundation; either version 2 of the
License, or (at your option) any later version.
This program is distributed in the hope that it will be useful, but
WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA
02111-1307, USA.
The GNU General Public License is contained in the file COPYING.
*/
#ifndef __VEX_HOST_MIPS_DEFS_H
#define __VEX_HOST_MIPS_DEFS_H
#include "libvex_basictypes.h"
#include "libvex.h" /* VexArch */
#include "host_generic_regs.h" /* HReg */
/* Num registers used for function calls */
#if defined(VGP_mips32_linux)
/* a0, a1, a2, a3 */
#define MIPS_N_REGPARMS 4
#else
/* a0, a1, a2, a3, a4, a5, a6, a7 */
#define MIPS_N_REGPARMS 8
#endif
/* --------- Registers. --------- */
/* The usual HReg abstraction.
There are 32 general purpose regs.
*/
extern void ppHRegMIPS(HReg, Bool);
extern HReg hregMIPS_GPR0(Bool mode64); /* scratch reg / zero reg */
extern HReg hregMIPS_GPR1(Bool mode64);
extern HReg hregMIPS_GPR2(Bool mode64);
extern HReg hregMIPS_GPR3(Bool mode64);
extern HReg hregMIPS_GPR4(Bool mode64);
extern HReg hregMIPS_GPR5(Bool mode64);
extern HReg hregMIPS_GPR6(Bool mode64);
extern HReg hregMIPS_GPR7(Bool mode64);
extern HReg hregMIPS_GPR8(Bool mode64);
extern HReg hregMIPS_GPR9(Bool mode64);
extern HReg hregMIPS_GPR10(Bool mode64);
extern HReg hregMIPS_GPR11(Bool mode64);
extern HReg hregMIPS_GPR12(Bool mode64);
extern HReg hregMIPS_GPR13(Bool mode64);
extern HReg hregMIPS_GPR14(Bool mode64);
extern HReg hregMIPS_GPR15(Bool mode64);
extern HReg hregMIPS_GPR16(Bool mode64);
extern HReg hregMIPS_GPR17(Bool mode64);
extern HReg hregMIPS_GPR18(Bool mode64);
extern HReg hregMIPS_GPR19(Bool mode64);
extern HReg hregMIPS_GPR20(Bool mode64);
extern HReg hregMIPS_GPR21(Bool mode64);
extern HReg hregMIPS_GPR22(Bool mode64);
extern HReg hregMIPS_GPR23(Bool mode64); /* GuestStatePtr */
extern HReg hregMIPS_GPR24(Bool mode64);
extern HReg hregMIPS_GPR25(Bool mode64);
extern HReg hregMIPS_GPR26(Bool mode64);
extern HReg hregMIPS_GPR27(Bool mode64);
extern HReg hregMIPS_GPR28(Bool mode64);
extern HReg hregMIPS_GPR29(Bool mode64);
extern HReg hregMIPS_GPR30(Bool mode64);
extern HReg hregMIPS_GPR31(Bool mode64);
extern HReg hregMIPS_PC(Bool mode64);
extern HReg hregMIPS_HI(Bool mode64);
extern HReg hregMIPS_LO(Bool mode64);
extern HReg hregMIPS_F0(Bool mode64);
extern HReg hregMIPS_F1(Bool mode64);
extern HReg hregMIPS_F2(Bool mode64);
extern HReg hregMIPS_F3(Bool mode64);
extern HReg hregMIPS_F4(Bool mode64);
extern HReg hregMIPS_F5(Bool mode64);
extern HReg hregMIPS_F6(Bool mode64);
extern HReg hregMIPS_F7(Bool mode64);
extern HReg hregMIPS_F8(Bool mode64);
extern HReg hregMIPS_F9(Bool mode64);
extern HReg hregMIPS_F10(Bool mode64);
extern HReg hregMIPS_F11(Bool mode64);
extern HReg hregMIPS_F12(Bool mode64);
extern HReg hregMIPS_F13(Bool mode64);
extern HReg hregMIPS_F14(Bool mode64);
extern HReg hregMIPS_F15(Bool mode64);
extern HReg hregMIPS_F16(Bool mode64);
extern HReg hregMIPS_F17(Bool mode64);
extern HReg hregMIPS_F18(Bool mode64);
extern HReg hregMIPS_F19(Bool mode64);
extern HReg hregMIPS_F20(Bool mode64);
extern HReg hregMIPS_F21(Bool mode64);
extern HReg hregMIPS_F22(Bool mode64);
extern HReg hregMIPS_F23(Bool mode64);
extern HReg hregMIPS_F24(Bool mode64);
extern HReg hregMIPS_F25(Bool mode64);
extern HReg hregMIPS_F26(Bool mode64);
extern HReg hregMIPS_F27(Bool mode64);
extern HReg hregMIPS_F28(Bool mode64);
extern HReg hregMIPS_F29(Bool mode64);
extern HReg hregMIPS_F30(Bool mode64);
extern HReg hregMIPS_F31(Bool mode64);
extern HReg hregMIPS_FIR(void);
extern HReg hregMIPS_FCCR(void);
extern HReg hregMIPS_FEXR(void);
extern HReg hregMIPS_FENR(void);
extern HReg hregMIPS_FCSR(void);
extern HReg hregMIPS_COND(void);
extern HReg hregMIPS_D0(void);
extern HReg hregMIPS_D1(void);
extern HReg hregMIPS_D2(void);
extern HReg hregMIPS_D3(void);
extern HReg hregMIPS_D4(void);
extern HReg hregMIPS_D5(void);
extern HReg hregMIPS_D6(void);
extern HReg hregMIPS_D7(void);
extern HReg hregMIPS_D8(void);
extern HReg hregMIPS_D9(void);
extern HReg hregMIPS_D10(void);
extern HReg hregMIPS_D11(void);
extern HReg hregMIPS_D12(void);
extern HReg hregMIPS_D13(void);
extern HReg hregMIPS_D14(void);
extern HReg hregMIPS_D15(void);
#define GuestStatePointer(_mode64) hregMIPS_GPR23(_mode64)
#define StackFramePointer(_mode64) hregMIPS_GPR30(_mode64)
#define LinkRegister(_mode64) hregMIPS_GPR31(_mode64)
#define StackPointer(_mode64) hregMIPS_GPR29(_mode64)
#define FCSR() hregMIPS_FCSR()
#define COND() hregMIPS_COND()
#define HIRegister(_mode64) hregMIPS_HI(_mode64)
#define LORegister(_mode64) hregMIPS_LO(_mode64)
#if defined(VGP_mips64_linux)
/* a0, a1, a2, a3, a4, a5, a6, a7 */
#define MIPS_N_ARGREGS 8
#elif defined(VGP_mips32_linux)
/* a0, a1, a2, a3 */
#define MIPS_N_ARGREGS 4
#endif
/* --------- Condition codes, Intel encoding. --------- */
typedef enum {
MIPScc_EQ = 0, /* equal */
MIPScc_NE = 1, /* not equal */
MIPScc_HS = 2, /* >=u (higher or same) */
MIPScc_LO = 3, /* <u (lower) */
MIPScc_MI = 4, /* minus (negative) */
MIPScc_PL = 5, /* plus (zero or +ve) */
MIPScc_VS = 6, /* overflow */
MIPScc_VC = 7, /* no overflow */
MIPScc_HI = 8, /* >u (higher) */
MIPScc_LS = 9, /* <=u (lower or same) */
MIPScc_GE = 10, /* >=s (signed greater or equal) */
MIPScc_LT = 11, /* <s (signed less than) */
MIPScc_GT = 12, /* >s (signed greater) */
MIPScc_LE = 13, /* <=s (signed less or equal) */
MIPScc_AL = 14, /* always (unconditional) */
MIPScc_NV = 15 /* never (unconditional): */
} MIPSCondCode;
extern const HChar *showMIPSCondCode(MIPSCondCode);
/* --------- Memory address expressions (amodes). --------- */
typedef enum {
Mam_IR, /* Immediate (signed 16-bit) + Reg */
Mam_RR /* Reg1 + Reg2 */
} MIPSAModeTag;
typedef struct {
MIPSAModeTag tag;
union {
struct {
HReg base;
Int index;
} IR;
struct {
HReg base;
HReg index;
} RR;
} Mam;
} MIPSAMode;
extern MIPSAMode *MIPSAMode_IR(Int, HReg);
extern MIPSAMode *MIPSAMode_RR(HReg, HReg);
extern MIPSAMode *dopyMIPSAMode(MIPSAMode *);
extern MIPSAMode *nextMIPSAModeFloat(MIPSAMode *);
extern MIPSAMode *nextMIPSAModeInt(MIPSAMode *);
extern void ppMIPSAMode(MIPSAMode *, Bool);
/* --------- Operand, which can be a reg or a u16/s16. --------- */
/* ("RH" == "Register or Halfword immediate") */
typedef enum {
Mrh_Imm,
Mrh_Reg
} MIPSRHTag;
typedef struct {
MIPSRHTag tag;
union {
struct {
Bool syned;
UShort imm16;
} Imm;
struct {
HReg reg;
} Reg;
} Mrh;
} MIPSRH;
extern void ppMIPSRH(MIPSRH *, Bool);
extern MIPSRH *MIPSRH_Imm(Bool, UShort);
extern MIPSRH *MIPSRH_Reg(HReg);
/* --------- Instructions. --------- */
/*Tags for operations*/
/* --------- */
typedef enum {
Mun_CLO,
Mun_CLZ,
Mun_DCLO,
Mun_DCLZ,
Mun_NOP,
} MIPSUnaryOp;
extern const HChar *showMIPSUnaryOp(MIPSUnaryOp);
/* --------- */
/* --------- */
typedef enum {
Malu_INVALID,
Malu_ADD, Malu_SUB,
Malu_AND, Malu_OR, Malu_NOR, Malu_XOR,
Malu_DADD, Malu_DSUB,
Malu_SLT
} MIPSAluOp;
extern const HChar *showMIPSAluOp(MIPSAluOp,
Bool /* is the 2nd operand an immediate? */ );
/* --------- */
typedef enum {
Mshft_INVALID,
Mshft_SLL, Mshft_SRL,
Mshft_SRA
} MIPSShftOp;
extern const HChar *showMIPSShftOp(MIPSShftOp,
Bool /* is the 2nd operand an immediate? */ ,
Bool /* is this a 32bit or 64bit op? */ );
/* --------- */
typedef enum {
Macc_ADD,
Macc_SUB
} MIPSMaccOp;
extern const HChar *showMIPSMaccOp(MIPSMaccOp, Bool);
/* --------- */
/* ----- Instruction tags ----- */
typedef enum {
Min_LI, /* load word (32/64-bit) immediate (fake insn) */
Min_Alu, /* word add/sub/and/or/xor/nor/others? */
Min_Shft, /* word sll/srl/sra */
Min_Unary, /* clo, clz, nop, neg */
Min_Cmp, /* word compare (fake insn) */
Min_Mul, /* widening/non-widening multiply */
Min_Div, /* div */
Min_Call, /* call to address in register */
/* The following 5 insns are mandated by translation chaining */
Min_XDirect, /* direct transfer to GA */
Min_XIndir, /* indirect transfer to GA */
Min_XAssisted, /* assisted transfer to GA */
Min_EvCheck, /* Event check */
Min_ProfInc, /* 64-bit profile counter increment */
Min_RdWrLR, /* Read/Write Link Register */
Min_Mthi, /* Move to HI from GP register */
Min_Mtlo, /* Move to LO from GP register */
Min_Mfhi, /* Move from HI to GP register */
Min_Mflo, /* Move from LO to GP register */
Min_Macc, /* Multiply and accumulate */
Min_Load, /* zero-extending load a 8|16|32 bit value from mem */
Min_Store, /* store a 8|16|32 bit value to mem */
Min_Cas, /* compare and swap */
Min_LoadL, /* mips Load Linked Word - LL */
Min_StoreC, /* mips Store Conditional Word - SC */
Min_FpUnary, /* FP unary op */
Min_FpBinary, /* FP binary op */
Min_FpTernary, /* FP ternary op */
Min_FpConvert, /* FP conversion op */
Min_FpMulAcc, /* FP multipy-accumulate style op */
Min_FpLdSt, /* FP load/store */
Min_FpSTFIW, /* stfiwx */
Min_FpRSP, /* FP round IEEE754 double to IEEE754 single */
Min_FpCftI, /* fcfid/fctid/fctiw */
Min_FpCMov, /* FP floating point conditional move */
Min_MtFCSR, /* set FCSR register */
Min_MfFCSR, /* get FCSR register */
Min_FpCompare, /* FP compare, generating value into int reg */
Min_FpGpMove, /* Move from/to fpr to/from gpr */
Min_MoveCond /* Move Conditional */
} MIPSInstrTag;
/* --------- */
typedef enum {
Mfp_INVALID,
/* Ternary */
Mfp_MADDD, Mfp_MSUBD,
Mfp_MADDS, Mfp_MSUBS,
/* Binary */
Mfp_ADDD, Mfp_SUBD, Mfp_MULD, Mfp_DIVD,
Mfp_ADDS, Mfp_SUBS, Mfp_MULS, Mfp_DIVS,
/* Unary */
Mfp_SQRTS, Mfp_SQRTD,
Mfp_ABSS, Mfp_ABSD, Mfp_NEGS, Mfp_NEGD, Mfp_MOVS, Mfp_MOVD,
/* FP convert */
Mfp_CVTSD, Mfp_CVTSW, Mfp_CVTWD,
Mfp_CVTWS, Mfp_CVTDL, Mfp_CVTSL, Mfp_CVTLS, Mfp_CVTLD, Mfp_TRULS, Mfp_TRULD,
Mfp_TRUWS, Mfp_TRUWD, Mfp_FLOORWS, Mfp_FLOORWD, Mfp_ROUNDWS, Mfp_ROUNDWD,
Mfp_CVTDW, Mfp_CEILWS, Mfp_CEILWD, Mfp_CEILLS, Mfp_CEILLD, Mfp_CVTDS,
Mfp_ROUNDLD, Mfp_FLOORLD,
/* FP compare */
Mfp_CMP_UN, Mfp_CMP_EQ, Mfp_CMP_LT, Mfp_CMP_NGT
} MIPSFpOp;
extern const HChar *showMIPSFpOp(MIPSFpOp);
/* Move from/to fpr to/from gpr */
typedef enum {
MFpGpMove_mfc1, /* Move Word From Floating Point - MIPS32 */
MFpGpMove_dmfc1, /* Doubleword Move from Floating Point - MIPS64 */
MFpGpMove_mtc1, /* Move Word to Floating Point - MIPS32 */
MFpGpMove_dmtc1 /* Doubleword Move to Floating Point - MIPS64 */
} MIPSFpGpMoveOp;
extern const HChar *showMIPSFpGpMoveOp ( MIPSFpGpMoveOp );
/* Move Conditional */
typedef enum {
MFpMoveCond_movns, /* FP Move Conditional on Not Zero - MIPS32 */
MFpMoveCond_movnd,
MMoveCond_movn /* Move Conditional on Not Zero */
} MIPSMoveCondOp;
extern const HChar *showMIPSMoveCondOp ( MIPSMoveCondOp );
/*--------- Structure for instructions ----------*/
/* Destinations are on the LEFT (first operand) */
typedef struct {
MIPSInstrTag tag;
union {
/* Get a 32/64-bit literal into a register.
May turn into a number of real insns. */
struct {
HReg dst;
ULong imm;
} LI;
/* Integer add/sub/and/or/xor. Limitations:
- For add, the immediate, if it exists, is a signed 16.
- For sub, the immediate, if it exists, is a signed 16
which may not be -32768, since no such instruction
exists, and so we have to emit addi with +32768, but
that is not possible.
- For and/or/xor, the immediate, if it exists,
is an unsigned 16.
*/
struct {
MIPSAluOp op;
HReg dst;
HReg srcL;
MIPSRH *srcR;
} Alu;
/* Integer shl/shr/sar.
Limitations: the immediate, if it exists,
is a signed 5-bit value between 1 and 31 inclusive.
*/
struct {
MIPSShftOp op;
Bool sz32; /* mode64 has both 32 and 64bit shft */
HReg dst;
HReg srcL;
MIPSRH *srcR;
} Shft;
/* Clz, Clo, nop */
struct {
MIPSUnaryOp op;
HReg dst;
HReg src;
} Unary;
/* Word compare. Fake instruction, used for basic block ending */
struct {
Bool syned;
Bool sz32;
HReg dst;
HReg srcL;
HReg srcR;
MIPSCondCode cond;
} Cmp;
struct {
Bool widening; /* True => widening, False => non-widening */
Bool syned; /* signed/unsigned - meaningless if widenind = False */
Bool sz32;
HReg dst;
HReg srcL;
HReg srcR;
} Mul;
struct {
Bool syned; /* signed/unsigned - meaningless if widenind = False */
Bool sz32;
HReg srcL;
HReg srcR;
} Div;
/* Pseudo-insn. Call target (an absolute address), on given
condition (which could be Mcc_ALWAYS). argiregs indicates
which of $4 .. $7 (mips32) or $4 .. $11 (mips64)
carries argument values for this call,
using a bit mask (1<<N is set if $N holds an arg, for N in
$4 .. $7 or $4 .. $11 inclusive).
If cond is != Mcc_ALWAYS, src is checked.
Otherwise, unconditional call */
struct {
MIPSCondCode cond;
Addr64 target;
UInt argiregs;
HReg src;
RetLoc rloc; /* where the return value will be */
} Call;
/* Update the guest EIP value, then exit requesting to chain
to it. May be conditional. Urr, use of Addr32 implicitly
assumes that wordsize(guest) == wordsize(host). */
struct {
Addr64 dstGA; /* next guest address */
MIPSAMode* amPC; /* amode in guest state for PC */
MIPSCondCode cond; /* can be MIPScc_AL */
Bool toFastEP; /* chain to the slow or fast point? */
} XDirect;
/* Boring transfer to a guest address not known at JIT time.
Not chainable. May be conditional. */
struct {
HReg dstGA;
MIPSAMode* amPC;
MIPSCondCode cond; /* can be MIPScc_AL */
} XIndir;
/* Assisted transfer to a guest address, most general case.
Not chainable. May be conditional. */
struct {
HReg dstGA;
MIPSAMode* amPC;
MIPSCondCode cond; /* can be MIPScc_AL */
IRJumpKind jk;
} XAssisted;
/* Zero extending loads. Dst size is host word size */
struct {
UChar sz; /* 1|2|4|8 */
HReg dst;
MIPSAMode *src;
} Load;
/* 64/32/16/8 bit stores */
struct {
UChar sz; /* 1|2|4|8 */
MIPSAMode *dst;
HReg src;
} Store;
struct {
UChar sz; /* 4|8 */
HReg dst;
MIPSAMode *src;
} LoadL;
struct {
UChar sz; /* 4|8 */
HReg old;
HReg addr;
HReg expd;
HReg data;
} Cas;
struct {
UChar sz; /* 4|8 */
MIPSAMode *dst;
HReg src;
} StoreC;
/* Move from HI/LO register to GP register. */
struct {
HReg dst;
} MfHL;
/* Move to HI/LO register from GP register. */
struct {
HReg src;
} MtHL;
/* Read/Write Link Register */
struct {
Bool wrLR;
HReg gpr;
} RdWrLR;
/* MIPS Multiply and accumulate instructions. */
struct {
MIPSMaccOp op;
Bool syned;
HReg srcL;
HReg srcR;
} Macc;
/* MIPS Floating point */
struct {
MIPSFpOp op;
HReg dst;
HReg src;
} FpUnary;
struct {
MIPSFpOp op;
HReg dst;
HReg srcL;
HReg srcR;
} FpBinary;
struct {
MIPSFpOp op;
HReg dst;
HReg src1;
HReg src2;
HReg src3;
} FpTernary;
struct {
MIPSFpOp op;
HReg dst;
HReg srcML;
HReg srcMR;
HReg srcAcc;
} FpMulAcc;
struct {
Bool isLoad;
UChar sz; /* only 4 (IEEE single) or 8 (IEEE double) */
HReg reg;
MIPSAMode *addr;
} FpLdSt;
struct {
MIPSFpOp op;
HReg dst;
HReg src;
} FpConvert;
struct {
MIPSFpOp op;
HReg dst;
HReg srcL;
HReg srcR;
UChar cond1;
} FpCompare;
/* Move from GP register to FCSR register. */
struct {
HReg src;
} MtFCSR;
/* Move from FCSR register to GP register. */
struct {
HReg dst;
} MfFCSR;
struct {
MIPSAMode* amCounter;
MIPSAMode* amFailAddr;
} EvCheck;
struct {
/* No fields. The address of the counter to inc is
installed later, post-translation, by patching it in,
as it is not known at translation time. */
} ProfInc;
/* Move from/to fpr to/from gpr */
struct {
MIPSFpGpMoveOp op;
HReg dst;
HReg src;
} FpGpMove;
struct {
MIPSMoveCondOp op;
HReg dst;
HReg src;
HReg cond;
} MoveCond;
} Min;
} MIPSInstr;
extern MIPSInstr *MIPSInstr_LI(HReg, ULong);
extern MIPSInstr *MIPSInstr_Alu(MIPSAluOp, HReg, HReg, MIPSRH *);
extern MIPSInstr *MIPSInstr_Shft(MIPSShftOp, Bool sz32, HReg, HReg, MIPSRH *);
extern MIPSInstr *MIPSInstr_Unary(MIPSUnaryOp op, HReg dst, HReg src);
extern MIPSInstr *MIPSInstr_Cmp(Bool, Bool, HReg, HReg, HReg, MIPSCondCode);
extern MIPSInstr *MIPSInstr_Mul(Bool syned, Bool hi32, Bool sz32, HReg,
HReg, HReg);
extern MIPSInstr *MIPSInstr_Div(Bool syned, Bool sz32, HReg, HReg);
extern MIPSInstr *MIPSInstr_Madd(Bool, HReg, HReg);
extern MIPSInstr *MIPSInstr_Msub(Bool, HReg, HReg);
extern MIPSInstr *MIPSInstr_Load(UChar sz, HReg dst, MIPSAMode * src,
Bool mode64);
extern MIPSInstr *MIPSInstr_Store(UChar sz, MIPSAMode * dst, HReg src,
Bool mode64);
extern MIPSInstr *MIPSInstr_LoadL(UChar sz, HReg dst, MIPSAMode * src,
Bool mode64);
extern MIPSInstr *MIPSInstr_StoreC(UChar sz, MIPSAMode * dst, HReg src,
Bool mode64);
extern MIPSInstr *MIPSInstr_Cas(UChar sz, HReg old, HReg addr,
HReg expd, HReg data, Bool mode64);
extern MIPSInstr *MIPSInstr_Call ( MIPSCondCode, Addr64, UInt, HReg, RetLoc );
extern MIPSInstr *MIPSInstr_CallAlways ( MIPSCondCode, Addr64, UInt, RetLoc );
extern MIPSInstr *MIPSInstr_XDirect ( Addr64 dstGA, MIPSAMode* amPC,
MIPSCondCode cond, Bool toFastEP );
extern MIPSInstr *MIPSInstr_XIndir(HReg dstGA, MIPSAMode* amPC,
MIPSCondCode cond);
extern MIPSInstr *MIPSInstr_XAssisted(HReg dstGA, MIPSAMode* amPC,
MIPSCondCode cond, IRJumpKind jk);
extern MIPSInstr *MIPSInstr_FpUnary(MIPSFpOp op, HReg dst, HReg src);
extern MIPSInstr *MIPSInstr_FpBinary(MIPSFpOp op, HReg dst, HReg srcL,
HReg srcR);
extern MIPSInstr *MIPSInstr_FpTernary ( MIPSFpOp op, HReg dst, HReg src1,
HReg src2, HReg src3 );
extern MIPSInstr *MIPSInstr_FpConvert(MIPSFpOp op, HReg dst, HReg src);
extern MIPSInstr *MIPSInstr_FpCompare(MIPSFpOp op, HReg dst, HReg srcL,
HReg srcR);
extern MIPSInstr *MIPSInstr_FpMulAcc(MIPSFpOp op, HReg dst, HReg srcML,
HReg srcMR, HReg srcAcc);
extern MIPSInstr *MIPSInstr_FpLdSt(Bool isLoad, UChar sz, HReg, MIPSAMode *);
extern MIPSInstr *MIPSInstr_FpSTFIW(HReg addr, HReg data);
extern MIPSInstr *MIPSInstr_FpRSP(HReg dst, HReg src);
extern MIPSInstr *MIPSInstr_FpCftI(Bool fromI, Bool int32, HReg dst, HReg src);
extern MIPSInstr *MIPSInstr_FpCMov(MIPSCondCode, HReg dst, HReg src);
extern MIPSInstr *MIPSInstr_MtFCSR(HReg src);
extern MIPSInstr *MIPSInstr_MfFCSR(HReg dst);
extern MIPSInstr *MIPSInstr_FpCmp(HReg dst, HReg srcL, HReg srcR);
extern MIPSInstr *MIPSInstr_Mfhi(HReg dst);
extern MIPSInstr *MIPSInstr_Mflo(HReg dst);
extern MIPSInstr *MIPSInstr_Mthi(HReg src);
extern MIPSInstr *MIPSInstr_Mtlo(HReg src);
extern MIPSInstr *MIPSInstr_RdWrLR(Bool wrLR, HReg gpr);
extern MIPSInstr *MIPSInstr_MoveCond ( MIPSMoveCondOp op, HReg dst,
HReg src, HReg cond );
extern MIPSInstr *MIPSInstr_FpGpMove ( MIPSFpGpMoveOp op, HReg dst, HReg src );
extern MIPSInstr *MIPSInstr_EvCheck(MIPSAMode* amCounter,
MIPSAMode* amFailAddr );
extern MIPSInstr *MIPSInstr_ProfInc( void );
extern void ppMIPSInstr(MIPSInstr *, Bool mode64);
/* Some functions that insulate the register allocator from details
of the underlying instruction set. */
extern void getRegUsage_MIPSInstr (HRegUsage *, MIPSInstr *, Bool);
extern void mapRegs_MIPSInstr (HRegRemap *, MIPSInstr *, Bool mode64);
extern Bool isMove_MIPSInstr (MIPSInstr *, HReg *, HReg *);
extern Int emit_MIPSInstr (/*MB_MOD*/Bool* is_profInc,
UChar* buf, Int nbuf, MIPSInstr* i,
Bool mode64,
VexEndness endness_host,
void* disp_cp_chain_me_to_slowEP,
void* disp_cp_chain_me_to_fastEP,
void* disp_cp_xindir,
void* disp_cp_xassisted );
extern void genSpill_MIPS ( /*OUT*/ HInstr ** i1, /*OUT*/ HInstr ** i2,
HReg rreg, Int offset, Bool);
extern void genReload_MIPS( /*OUT*/ HInstr ** i1, /*OUT*/ HInstr ** i2,
HReg rreg, Int offset, Bool);
extern void getAllocableRegs_MIPS (Int *, HReg **, Bool mode64);
extern HInstrArray *iselSB_MIPS ( IRSB*,
VexArch,
VexArchInfo*,
VexAbiInfo*,
Int offs_Host_EvC_Counter,
Int offs_Host_EvC_FailAddr,
Bool chainingAllowed,
Bool addProfInc,
Addr64 max_ga );
/* How big is an event check? This is kind of a kludge because it
depends on the offsets of host_EvC_FAILADDR and host_EvC_COUNTER,
and so assumes that they are both <= 128, and so can use the short
offset encoding. This is all checked with assertions, so in the
worst case we will merely assert at startup. */
extern Int evCheckSzB_MIPS ( VexEndness endness_host );
/* Perform a chaining and unchaining of an XDirect jump. */
extern VexInvalRange chainXDirect_MIPS ( VexEndness endness_host,
void* place_to_chain,
void* disp_cp_chain_me_EXPECTED,
void* place_to_jump_to,
Bool mode64 );
extern VexInvalRange unchainXDirect_MIPS ( VexEndness endness_host,
void* place_to_unchain,
void* place_to_jump_to_EXPECTED,
void* disp_cp_chain_me,
Bool mode64 );
/* Patch the counter location into an existing ProfInc point. */
extern VexInvalRange patchProfInc_MIPS ( VexEndness endness_host,
void* place_to_patch,
ULong* location_of_counter,
Bool mode64 );
#endif /* ndef __VEX_HOST_MIPS_DEFS_H */
/*---------------------------------------------------------------*/
/*--- end host-mips_defs.h ---*/
/*---------------------------------------------------------------*/
|