File: t_genvar_misuse_bad.v

package info (click to toggle)
verilator 3.833-1
  • links: PTS, VCS
  • area: main
  • in suites: wheezy
  • size: 10,196 kB
  • sloc: cpp: 49,566; perl: 7,111; yacc: 2,221; lex: 1,702; makefile: 651; sh: 175
file content (17 lines) | stat: -rw-r--r-- 331 bytes parent folder | download | duplicates (4) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
 
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2012 by Wilson Snyder.
// See bug408

module top
  (
   output logic [1:0] q,
   input logic [1:0]  d,
   input logic 	      clk
   );

   genvar 	     i;
   assign 	     q[i] = d[i];
endmodule