File: t_flag_f_tsub.vc

package info (click to toggle)
verilator 3.833-1
  • links: PTS, VCS
  • area: main
  • in suites: wheezy
  • size: 10,196 kB
  • sloc: cpp: 49,566; perl: 7,111; yacc: 2,221; lex: 1,702; makefile: 651; sh: 175
file content (5 lines) | stat: -rw-r--r-- 93 bytes parent folder | download | duplicates (8) 
1
2
3
4
5
 
// DESCRIPTION: Verilator: Verilog Test module

+define+GOT_DEF4=1
+incdir+.
t_flag_f_tsub.v