File: t_cover_sva_trace.out

package info (click to toggle)
verilator 4.038-1
  • links: PTS, VCS
  • area: main
  • in suites: bullseye
  • size: 29,596 kB
  • sloc: cpp: 90,585; perl: 15,101; ansic: 8,573; yacc: 3,626; lex: 1,616; makefile: 1,101; sh: 175; python: 145
file content (112 lines) | stat: -rw-r--r-- 2,090 bytes parent folder | download | duplicates (2)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
$version Generated by VerilatedVcd $end
$date Thu Oct 24 09:44:07 2019
 $end
$timescale   1ps $end

 $scope module top $end
  $var wire  1 ) clk $end
  $scope module t $end
   $var wire  1 ) clk $end
   $var wire 32 # cyc [31:0] $end
   $var wire  1 % toggle $end
   $scope module suba $end
    $var wire  1 ) clk $end
    $var wire 32 $ cyc [31:0] $end
    $var wire 32 & cyc_eq_5_vlCoverageUserTrace [31:0] $end
    $var wire  1 % toggle $end
   $upscope $end
   $scope module subb $end
    $var wire  1 ) clk $end
    $var wire 32 $ cyc [31:0] $end
    $var wire 32 ' cyc_eq_5_vlCoverageUserTrace [31:0] $end
    $var wire  1 % toggle $end
   $upscope $end
   $scope module subc $end
    $var wire  1 ) clk $end
    $var wire 32 $ cyc [31:0] $end
    $var wire 32 ( cyc_eq_5_vlCoverageUserTrace [31:0] $end
    $var wire  1 % toggle $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000001 #
b00000000000000000000000000000001 $
0%
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
0)
#10
b00000000000000000000000000000010 #
b00000000000000000000000000000010 $
1)
#15
0)
#20
b00000000000000000000000000000011 #
b00000000000000000000000000000011 $
1%
1)
#25
0)
#30
b00000000000000000000000000000100 #
b00000000000000000000000000000100 $
0%
1)
#35
0)
#40
b00000000000000000000000000000101 #
b00000000000000000000000000000101 $
1%
1)
#45
0)
#50
b00000000000000000000000000000110 #
b00000000000000000000000000000110 $
0%
b00000000000000000000000000000001 &
b00000000000000000000000000000001 '
b00000000000000000000000000000001 (
1)
#55
0)
#60
b00000000000000000000000000000111 #
b00000000000000000000000000000111 $
1%
1)
#65
0)
#70
b00000000000000000000000000001000 #
b00000000000000000000000000001000 $
0%
1)
#75
0)
#80
b00000000000000000000000000001001 #
b00000000000000000000000000001001 $
1%
1)
#85
0)
#90
b00000000000000000000000000001010 #
b00000000000000000000000000001010 $
0%
1)
#95
0)
#100
b00000000000000000000000000001011 #
b00000000000000000000000000001011 $
1%
1)