1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
|
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2008 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
module a;
a2 a2 (.tmp(1'b0));
initial begin
$write("Bad top modules\n");
$stop;
end
endmodule
module a2 (input tmp);
l3 l3 (.tmp(tmp));
endmodule
module b;
l3 l3 (.tmp(1'b1));
endmodule
module l3 (input tmp);
initial begin
if (tmp) begin
$write("*-* All Finished *-*\n");
$finish;
end
end
endmodule
|
