File: t_flag_werror_bad2.out

package info (click to toggle)
verilator 4.038-1
  • links: PTS, VCS
  • area: main
  • in suites: bullseye
  • size: 29,596 kB
  • sloc: cpp: 90,585; perl: 15,101; ansic: 8,573; yacc: 3,626; lex: 1,616; makefile: 1,101; sh: 175; python: 145
file content (5 lines) | stat: -rw-r--r-- 282 bytes parent folder | download 
1
2
3
4
5
 
%Error-WIDTH: t/t_flag_werror.v:10:19: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's CONST '6'h2e' generates 6 bits.
                                     : ... In instance t
   10 |    wire [3:0] foo = 6'h2e;
      |                   ^
%Error: Exiting due to