File: t_param_bracket.v

package info (click to toggle)
verilator 4.038-1
  • links: PTS, VCS
  • area: main
  • in suites: bullseye
  • size: 29,596 kB
  • sloc: cpp: 90,585; perl: 15,101; ansic: 8,573; yacc: 3,626; lex: 1,616; makefile: 1,101; sh: 175; python: 145
file content (18 lines) | stat: -rw-r--r-- 430 bytes parent folder | download | duplicates (4) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
 
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2020 by Wilson Snyder;
// SPDX-License-Identifier: CC0-1.0

module t
  #(parameter WIDTH = 8)
   (/*AUTOARG*/
   // Outputs
   o
   );
   output [WIDTH-1:0] o;
   localparam DEPTH = $clog2(5);
   // Note single bracket below
   reg [WIDTH-1:0] arid [1<<DEPTH];
   assign o = arid[0];
endmodule