File: t_prot_lib_unpacked_bad.v

package info (click to toggle)
verilator 4.038-1
  • links: PTS, VCS
  • area: main
  • in suites: bullseye
  • size: 29,596 kB
  • sloc: cpp: 90,585; perl: 15,101; ansic: 8,573; yacc: 3,626; lex: 1,616; makefile: 1,101; sh: 175; python: 145
file content (17 lines) | stat: -rw-r--r-- 478 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
 
// DESCRIPTION: Verilator: Verilog Test module
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2019 by Todd Strader.
// SPDX-License-Identifier: CC0-1.0

module secret_impl (
                    input  unpacked_in [7:0],
                    output unpacked_out [7:0]);

   genvar                  i;
   generate
      for (i = 0; i < 8; i = i + 1) begin
         assign unpacked_out[i] = unpacked_in[i];
      end
   endgenerate

endmodule