File: t_select_bad_msb.out

package info (click to toggle)
verilator 4.038-1
  • links: PTS, VCS
  • area: main
  • in suites: bullseye
  • size: 29,596 kB
  • sloc: cpp: 90,585; perl: 15,101; ansic: 8,573; yacc: 3,626; lex: 1,616; makefile: 1,101; sh: 175; python: 145
file content (10 lines) | stat: -rw-r--r-- 570 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
 
%Warning-LITENDIAN: t/t_select_bad_msb.v:12:8: Little bit endian vector: MSB < LSB of bit range: 0:22
                                             : ... In instance t
   12 |    reg [0:22] backwd;
      |        ^
                    ... Use "/* verilator lint_off LITENDIAN */" and lint_on around source to disable this message.
%Error: t/t_select_bad_msb.v:16:16: [1:4] Range extract has backward bit ordering, perhaps you wanted [4:1]
                                  : ... In instance t
   16 |       sel2 = mi[1:4];
      |                ^
%Error: Exiting due to