1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
|
$version Generated by VerilatedVcd $end
$date Sat Mar 7 18:39:02 2020
$end
$timescale 1ps $end
$scope module topa $end
$var wire 1 3 clk $end
$scope module t $end
$var wire 32 + c_trace_on [31:0] $end
$var wire 1 3 clk $end
$var wire 32 # cyc [31:0] $end
$scope module sub $end
$var wire 32 ; inside_sub_a [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#10
b00000000000000000000000000000001 #
b00000000000000000000000000000000 +
13
b00000000000000000000000000000001 ;
#10
#15
#15
03
#20
#20
b00000000000000000000000000000010 #
b00000000000000000000000000000011 +
13
#25
#25
03
#30
#30
b00000000000000000000000000000011 #
b00000000000000000000000000000100 +
13
#35
#35
03
#40
#40
b00000000000000000000000000000100 #
b00000000000000000000000000000101 +
13
#45
#45
03
#50
#50
b00000000000000000000000000000101 #
b00000000000000000000000000000110 +
13
#55
#55
03
#60
#60
b00000000000000000000000000000110 #
b00000000000000000000000000000111 +
13
#65
#65
03
#70
#70
b00000000000000000000000000000111 #
b00000000000000000000000000001000 +
13
#75
#75
03
#80
#80
b00000000000000000000000000001000 #
b00000000000000000000000000001001 +
13
#85
#85
03
#90
#90
b00000000000000000000000000001001 #
b00000000000000000000000000001010 +
13
#95
#95
03
#100
#100
b00000000000000000000000000001010 #
b00000000000000000000000000001011 +
13
#105
#105
03
#110
#110
13
b00000000000000000000000000001011 #
b00000000000000000000000000001100 +
|
