1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
|
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2011 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
module t (/*AUTOARG*/
// Inouts
AVDD, AVSS
);
inout AVDD;
inout AVSS;
sub sub (/*AUTOINST*/
// Inouts
.AVDD (AVDD),
.AVSS (AVSS));
initial begin
$write("*-* All Finished *-*\n");
$finish;
end
endmodule
module sub (/*AUTOARG*/
// Inouts
AVDD, AVSS
);
// verilator no_inline_module
inout AVDD;
inout AVSS;
endmodule
|
