1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
|
#!/usr/bin/env perl
if (!$::Driver) { use FindBin; exec("$FindBin::Bin/bootstrap.pl", @ARGV, $0); die; }
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
#
# Copyright 2003 by Wilson Snyder. This program is free software; you
# can redistribute it and/or modify it under the terms of either the GNU
# Lesser General Public License Version 3 or the Perl Artistic License
# Version 2.0.
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
scenarios(simulator => 1);
if (eval "use Bit::Vector; return 2;" != 2) {
skip("Vgen test requires Bit::Vector");
} else {
top_filename("$Self->{obj_dir}/vgen.v");
run(cmd => ["./vgen.pl",
"-o $Self->{top_filename}",
#"--seed 0",
]);
compile(
);
execute(
check_finished => 1,
);
}
ok(1);
1;
|
