File: t_xml_output.out

package info (click to toggle)
verilator 4.038-1
  • links: PTS, VCS
  • area: main
  • in suites: bullseye
  • size: 29,596 kB
  • sloc: cpp: 90,585; perl: 15,101; ansic: 8,573; yacc: 3,626; lex: 1,616; makefile: 1,101; sh: 175; python: 145
file content (24 lines) | stat: -rw-r--r-- 948 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
 
<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2017"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2017"/>
    <file id="c" filename="input.vc" language="1800-2017"/>
    <file id="d" filename="t/t_xml_output.v" language="1800-2017"/>
  </files>
  <module_files>
    <file id="d" filename="t/t_xml_output.v" language="1800-2017"/>
  </module_files>
  <cells>
    <cell fl="d7" loc="d,7,8,7,9" name="m" submodname="m" hier="m"/>
  </cells>
  <netlist>
    <module fl="d7" loc="d,7,8,7,9" name="m" origName="m">
      <var fl="d8" loc="d,8,10,8,13" name="clk" tag="foo_op" dtype_id="1" dir="input" vartype="logic" origName="clk"/>
    </module>
    <typetable fl="a0" loc="a,0,0,0,0">
      <basicdtype fl="d8" loc="d,8,10,8,13" id="1" name="logic"/>
    </typetable>
  </netlist>
</verilator_xml>