File: t_lint_rsvd_bad.v

package info (click to toggle)
verilator 5.006-3
  • links: PTS, VCS
  • area: main
  • in suites: bookworm
  • size: 52,732 kB
  • sloc: cpp: 113,602; perl: 18,047; ansic: 8,633; python: 4,688; yacc: 4,382; sh: 2,094; lex: 1,815; makefile: 1,119
file content (19 lines) | stat: -rw-r--r-- 437 bytes parent folder | download | duplicates (2) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
 
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2019 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0

config cfgBad;
   design rtlLib.top;
   default liblist rtlLib;
   instance top.a2 liblist gateLib;
   include none;
   library rtlLib *.v;
   include aa;
   use gateLib;
   cell rtlLib.cell;
endconfig

module t;
endmodule