File: t_lint_width_docs_bad.pl

package info (click to toggle)
verilator 5.006-3
  • links: PTS, VCS
  • area: main
  • in suites: bookworm
  • size: 52,732 kB
  • sloc: cpp: 113,602; perl: 18,047; ansic: 8,633; python: 4,688; yacc: 4,382; sh: 2,094; lex: 1,815; makefile: 1,119
file content (36 lines) | stat: -rwxr-xr-x 1,001 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
#!/usr/bin/env perl
if (!$::Driver) { use FindBin; exec("$FindBin::Bin/bootstrap.pl", @ARGV, $0); die; }
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
#
# Copyright 2003 by Wilson Snyder. This program is free software; you
# can redistribute it and/or modify it under the terms of either the GNU
# Lesser General Public License Version 3 or the Perl Artistic License
# Version 2.0.
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0

scenarios(linter => 1);

lint(
    verilator_flags2 => ["--lint-only"],
    fails => $Self->{vlt_all},
    expect_filename => $Self->{golden_filename},
    );

extract(
    in => $Self->{top_filename},
    out => "../docs/gen/ex_WIDTH_1_faulty.rst",
    lines => "8-10");

extract(
    in => $Self->{golden_filename},
    out => "../docs/gen/ex_WIDTH_1_msg.rst",
    lineno_adjust => -7,
    regexp => qr/Warning-WIDTH/);

extract(
    in => $Self->{top_filename},
    out => "../docs/gen/ex_WIDTH_1_fixed.rst",
    lines => "18");

ok(1);
1;