File: t_merge_cond_no_extend.v

package info (click to toggle)
verilator 5.006-3
  • links: PTS, VCS
  • area: main
  • in suites: bookworm
  • size: 52,732 kB
  • sloc: cpp: 113,602; perl: 18,047; ansic: 8,633; python: 4,688; yacc: 4,382; sh: 2,094; lex: 1,815; makefile: 1,119
file content (22 lines) | stat: -rw-r--r-- 437 bytes parent folder | download | duplicates (3) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
 
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2022 by Geza Lore.
// SPDX-License-Identifier: CC0-1.0

module t (
    input wire clk,
    input wire [7:0] i,
    input wire a,
    output reg [7:0] o
);

   reg cond = 0;

   always @(posedge clk) begin
     if (cond) o = i;
     cond = a;
     if (cond) o = ~i;
   end

endmodule