File: t_sampled_expr_unsup.out

package info (click to toggle)
verilator 5.006-3
  • links: PTS, VCS
  • area: main
  • in suites: bookworm
  • size: 52,732 kB
  • sloc: cpp: 113,602; perl: 18,047; ansic: 8,633; python: 4,688; yacc: 4,382; sh: 2,094; lex: 1,815; makefile: 1,119
file content (6 lines) | stat: -rw-r--r-- 398 bytes parent folder | download 
1
2
3
4
5
6
 
%Error-UNSUPPORTED: t/t_sampled_expr_unsup.v:20:38: Unsupported: Write to variable in sampled expression
                                                  : ... In instance t
   20 |    assert property (@(posedge clk) f(a) >= 0);
      |                                      ^
                    ... For error description see https://verilator.org/warn/UNSUPPORTED?v=latest
%Error: Exiting due to