File: ex_WIDTHEXPAND_1_fixed.rst

package info (click to toggle)
verilator 5.032-1
  • links: PTS, VCS
  • area: main
  • in suites: sid, trixie
  • size: 93,932 kB
  • sloc: cpp: 131,288; python: 19,365; ansic: 10,234; yacc: 5,733; lex: 1,905; makefile: 1,229; sh: 489; perl: 282; fortran: 22
file content (5 lines) | stat: -rw-r--r-- 160 bytes parent folder | download 
1
2
3
4
5
 
.. comment: generated by t_lint_widthexpand_docs_bad
.. code-block:: sv
   :emphasize-lines: 1

      wire int rd_value = array[{1'b0, rd_addr}];  //<--- Fixed