File: t_inst_misarray_bad.out

package info (click to toggle)
verilator 5.032-1
  • links: PTS, VCS
  • area: main
  • in suites: trixie
  • size: 93,932 kB
  • sloc: cpp: 131,288; python: 19,365; ansic: 10,234; yacc: 5,733; lex: 1,905; makefile: 1,229; sh: 489; perl: 282; fortran: 22
file content (5 lines) | stat: -rw-r--r-- 342 bytes parent folder | download 
1
2
3
4
5
 
%Error: t/t_inst_misarray_bad.v:17:23: Illegal input port connection 'foo', mismatch between port which is an array, and expression which is not an array. (IEEE 1800-2023 7.6)
                                     : ... note: In instance 't'
   17 |                      .foo(foo));   
      |                       ^~~
%Error: Exiting due to