File: t_interface_wire_bad.out

package info (click to toggle)
verilator 5.032-1
  • links: PTS, VCS
  • area: main
  • in suites: trixie
  • size: 93,932 kB
  • sloc: cpp: 131,288; python: 19,365; ansic: 10,234; yacc: 5,733; lex: 1,905; makefile: 1,229; sh: 489; perl: 282; fortran: 22
file content (5 lines) | stat: -rw-r--r-- 275 bytes parent folder | download 
1
2
3
4
5
 
%Error: t/t_interface_wire_bad.v:17:20: Operator ASSIGNW expected non-interface on Assign RHS but 'a__Viftop' is an interface.
                                      : ... note: In instance 't'
   17 |    wire wbad = sub.a;
      |                    ^
%Error: Exiting due to