File: t_lint_setout_bad.out

package info (click to toggle)
verilator 5.032-1
  • links: PTS, VCS
  • area: main
  • in suites: trixie
  • size: 93,932 kB
  • sloc: cpp: 131,288; python: 19,365; ansic: 10,234; yacc: 5,733; lex: 1,905; makefile: 1,229; sh: 489; perl: 282; fortran: 22
file content (6 lines) | stat: -rw-r--r-- 362 bytes parent folder | download | duplicates (4) 
1
2
3
4
5
6
 
%Error-PORTSHORT: t/t_lint_setout_bad.v:17:8: Output port is connected to a constant pin, electrical short
                                            : ... note: In instance 't'
   17 |       .cpu_if_timeout(1'b0)
      |        ^~~~~~~~~~~~~~
                  ... For error description see https://verilator.org/warn/PORTSHORT?v=latest
%Error: Exiting due to