File: t_trace_timing1.out

package info (click to toggle)
verilator 5.032-1
  • links: PTS, VCS
  • area: main
  • in suites: trixie
  • size: 93,932 kB
  • sloc: cpp: 131,288; python: 19,365; ansic: 10,234; yacc: 5,733; lex: 1,905; makefile: 1,229; sh: 489; perl: 282; fortran: 22
file content (25 lines) | stat: -rw-r--r-- 329 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
 
$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module t $end
  $var wire 32 % CLOCK_CYCLE [31:0] $end
  $var wire 1 # rst $end
  $var wire 1 $ clk $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
b00000000000000000000000000001010 %
#5
1$
#10
0#
0$
#15
1$
#20
1#