File: t_unpacked_struct_sel.v

package info (click to toggle)
verilator 5.032-1
  • links: PTS, VCS
  • area: main
  • in suites: trixie
  • size: 93,932 kB
  • sloc: cpp: 131,288; python: 19,365; ansic: 10,234; yacc: 5,733; lex: 1,905; makefile: 1,229; sh: 489; perl: 282; fortran: 22
file content (20 lines) | stat: -rw-r--r-- 444 bytes parent folder | download | duplicates (3) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
 
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2023 by Antmicro Ltd.
// SPDX-License-Identifier: CC0-1.0

typedef struct {
   bit [3:0] byte_en;
} my_struct;

module t (/*AUTOARG*/);
   initial begin
      my_struct ms;
      ms.byte_en[0] = 1;
      if (ms.byte_en[0] != 1) $stop;

      $write("*-* All Finished *-*\n");
      $finish;
   end
endmodule