File: t_array_non_blocking_loop.v

package info (click to toggle)
verilator 5.038-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 162,552 kB
  • sloc: cpp: 139,204; python: 20,931; ansic: 10,222; yacc: 6,000; lex: 1,925; makefile: 1,260; sh: 494; perl: 282; fortran: 22
file content (38 lines) | stat: -rw-r--r-- 1,063 bytes parent folder | download | duplicates (2)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
// DESCRIPTION: Verilator: Demonstrate struct literal param assignment problem
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2024 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0


interface intf
  #(
    parameter int write_data_width) ();
    logic [write_data_width-1:0] writedata;
endinterface
module t( /*AUTOARG*/
    clk
);

    input clk;
    generate
        genvar num_chunks;
        for (num_chunks = 1; num_chunks <= 2; num_chunks++) begin : gen_n
            localparam int decoded_width = 55 * num_chunks;
                intf #(
                    .write_data_width(decoded_width))
                the_intf ();
                always @(posedge clk) begin
                    for (int i = 0; i < decoded_width; i++)
                        the_intf.writedata[i] <= '1;
                    $display("%0d", the_intf.writedata);
                end
        end
    endgenerate

   // finish report
   always @ (posedge clk) begin
      $write("*-* All Finished *-*\n");
      $finish;
   end
endmodule