File: t_clocking_bad2.out

package info (click to toggle)
verilator 5.038-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 162,552 kB
  • sloc: cpp: 139,204; python: 20,931; ansic: 10,222; yacc: 6,000; lex: 1,925; makefile: 1,260; sh: 494; perl: 282; fortran: 22
file content (17 lines) | stat: -rw-r--r-- 852 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
%Error: t/t_clocking_bad2.v:15:32: 1step not allowed as output skew
   15 |        default input #1 output #1step;
      |                                ^
        ... See the manual at https://verilator.org/verilator_doc.html?v=latest for more assistance.
%Error: t/t_clocking_bad2.v:16:23: Multiple default input skews not allowed
   16 |        default input #2 output #2;
      |                       ^
%Error: t/t_clocking_bad2.v:16:33: Multiple default output skews not allowed
   16 |        default input #2 output #2;
      |                                 ^
%Error: t/t_clocking_bad2.v:17:15: 1step not allowed as output skew
   17 |        output #1step out;
      |               ^
%Error: t/t_clocking_bad2.v:18:8: Multiple clockvars with the same name not allowed
   18 |        output out;
      |        ^~~~~~
%Error: Exiting due to