1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
|
#!/usr/bin/env python3
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
#
# Copyright 2024 by Wilson Snyder. This program is free software; you
# can redistribute it and/or modify it under the terms of either the GNU
# Lesser General Public License Version 3 or the Perl Artistic License
# Version 2.0.
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
import signal
import vltest_bootstrap
test.scenarios('vlt')
test.top_filename = f"{test.obj_dir}/in.v"
with open(test.top_filename, "w", encoding="utf8") as f:
f.write("module top;\n")
for i in range(50000):
f.write(f" int x{i} = 'd{i};\n")
f.write("endmodule\n")
signal.alarm(30) # 30s timeout
test.lint(verilator_flags2=[f"--max-num-width {2**29}"])
test.passes()
|
