1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
|
$version Generated by VerilatedVcd $end
$timescale 1ps $end
$scope module t $end
$var wire 1 $ p $end
$var wire 1 % q $end
$var wire 1 & r $end
$var wire 32 ' vlCoverageLineTrace_t_cover_trace_always__24_block [31:0] $end
$scope module dut $end
$var wire 1 $ p $end
$var wire 1 % q $end
$var wire 1 & r $end
$var wire 32 # vlCoverageLineTrace_t_cover_trace_always__12_block [31:0] $end
$var wire 32 ( vlCoverageLineTrace_t_cover_trace_always__13_expr_0 [31:0] $end
$var wire 32 ) vlCoverageLineTrace_t_cover_trace_always__13_expr_1 [31:0] $end
$var wire 32 * vlCoverageLineTrace_t_cover_trace_always__13_expr_2 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000000000000000000000000001 #
1$
0%
1&
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
b00000000000000000000000000000001 )
b00000000000000000000000000000000 *
#1
b00000000000000000000000000000001 '
b00000000000000000000000000000011 )
|
