File: t_cover_trace_always.v

package info (click to toggle)
verilator 5.038-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 162,552 kB
  • sloc: cpp: 139,204; python: 20,931; ansic: 10,222; yacc: 6,000; lex: 1,925; makefile: 1,260; sh: 494; perl: 282; fortran: 22
file content (35 lines) | stat: -rw-r--r-- 708 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2025 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0

// See bug5821

`define STRINGIFY(x) `"x`"

module imply(input logic p, input logic q, output logic r);
   always_comb begin
      r = p | q;
   end
endmodule

module t();
   logic p;
   logic q;
   logic r;

   imply dut(.p(p), .q(q), .r(r));

   initial begin
      $dumpfile(`STRINGIFY(`TEST_DUMPFILE));
      $dumpvars();
      //
      p = 1;
      q = 0;
      $strobe("[%0t] %d, %d, %d", $time, p, q, r);
      #1;
      $write("*-* All Finished *-*\n");
      $finish;
   end
endmodule