File: t_dfg_3872.v

package info (click to toggle)
verilator 5.038-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 162,552 kB
  • sloc: cpp: 139,204; python: 20,931; ansic: 10,222; yacc: 6,000; lex: 1,925; makefile: 1,260; sh: 494; perl: 282; fortran: 22
file content (12 lines) | stat: -rw-r--r-- 304 bytes parent folder | download | duplicates (3) 
1
2
3
4
5
6
7
8
9
10
11
12
 
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2023 by Geza Lore.
// SPDX-License-Identifier: CC0-1.0

module top(
  input  wire [1:0] i,
  output wire [3:0] o
);
  assign o = 4'd2 ** i;
endmodule