1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
|
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2003 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
`ifdef TEST_VERBOSE
`define WRITE_VERBOSE(args) $write args
`else
`define WRITE_VERBOSE(args)
`endif
module t(/*AUTOARG*/
// Inputs
clk
);
input clk;
event e1;
event e2;
event e3;
`ifndef IVERILOG
event ev [3:0];
`endif
int cyc = 0;
int last_event = 0;
always @(e1) begin
`WRITE_VERBOSE(("[%0t] e1\n", $time));
if (!e1.triggered) $stop;
last_event[1] = 1;
end
always @(e2) begin
`WRITE_VERBOSE(("[%0t] e2\n", $time));
if (!e2.triggered) $stop;
last_event[2] = 1;
end
always @(posedge clk) begin
`WRITE_VERBOSE(("[%0t] cyc=%0d last_event=%5b\n", $time, cyc, last_event));
cyc <= cyc + 1;
case (cyc)
default: begin
// Check no initial or spurious trigger
if (last_event != 0) $stop;
end
//
10: begin
if (last_event != 0) $stop;
-> e1;
if (!e1.triggered) $stop;
if (e3.triggered) $stop;
-> e3;
if (!e3.triggered) $stop;
end
11: begin
if (last_event != 32'b10) $stop;
last_event = 0;
if (e3.triggered) $stop;
end
//
13: begin
if (last_event != 0) $stop;
->> e2;
if (e2.triggered) $stop;
if (e3.triggered) $stop;
end
14: begin
if (last_event != 32'b100) $stop;
last_event = 0;
end
//
99: begin
$write("*-* All Finished *-*\n");
$finish;
end
endcase
end
endmodule
|
