File: t_for_loop.v

package info (click to toggle)
verilator 5.038-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 162,552 kB
  • sloc: cpp: 139,204; python: 20,931; ansic: 10,222; yacc: 6,000; lex: 1,925; makefile: 1,260; sh: 494; perl: 282; fortran: 22
file content (117 lines) | stat: -rw-r--r-- 3,153 bytes parent folder | download | duplicates (3)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2003 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0

module t (/*AUTOARG*/
   // Inputs
   clk
   );

   input clk;
   reg [7:0] cyc; initial cyc = 0;

   reg [31:0] loops;
   reg [31:0] loops2;
   integer   i;

   always @ (posedge clk) begin
      cyc <= cyc+8'd1;
      if (cyc == 8'd1) begin
         $write("[%0t] t_loop: Running\n", $time);
         // Unwind <
         loops = 0;
         loops2 = 0;
         for (i=0; i<16; i=i+1) begin
            loops = loops + i;          // surefire lint_off_line ASWEMB
            loops2 = loops2 + i;        // surefire lint_off_line ASWEMB
         end
         if (i !== 16) $stop;
         if (loops !== 120) $stop;
         if (loops2 !== 120) $stop;
         // Unwind <=
         loops = 0;
         for (i=0; i<=16; i=i+1) begin
            loops = loops + 1;
         end
         if (i !== 17) $stop;
         if (loops !== 17) $stop;
         // Don't unwind breaked loops
         loops = 0;
         for (i=0; i<16; i=i+1) begin
            loops = loops + 1;
            if (i==7) i=99;     // break out of loop
         end
         if (loops !== 8) $stop;
         // Don't unwind large loops!
         loops = 0;
         for (i=0; i<100000; i=i+1) begin
            loops = loops + 1;
         end
         if (loops !== 100000) $stop;
         // Test post-increment
         loops = 0;
         for (i=0; i<=16; i++) begin
            loops = loops + 1;
         end
         if (i !== 17) $stop;
         if (loops !== 17) $stop;
         // Test pre-increment
         loops = 0;
         for (i=0; i<=16; ++i) begin
            loops = loops + 1;
         end
         if (i !== 17) $stop;
         if (loops !== 17) $stop;
         // Test post-decrement
         loops = 0;
         for (i=16; i>=0; i--) begin
            loops = loops + 1;
         end
         if (i !== -1) $stop;
         if (loops !== 17) $stop;
         // Test pre-decrement
         loops = 0;
         for (i=16; i>=0; --i) begin
            loops = loops + 1;
         end
         if (i !== -1) $stop;
         if (loops !== 17) $stop;
         //
         // 1800-2017 optionals init/expr/incr
         loops = 0;
         i = 0;
         for (; i<10; ++i) ++loops;
         if (loops !== 10) $stop;
         //
         loops = 0;
         i = 0;
         for (i=0; i<10; ) begin ++loops; ++i; end
         if (loops !== 10) $stop;
         //
         loops = 0;
         i = 0;
         for (; ; ++i) begin ++loops; break; end
         if (loops !== 1) $stop;
         //
         // bug1605
         i = 1;
         for (i=20; 0; ) ;
         if (i != 20) $stop;
         for (i=30; i<10; i++) ;
         if (i != 30) $stop;
         // Comma
         loops = 0;
         for (i=0; i<20; ++i, ++loops);
         if (loops !== 20) $stop;
         loops = 0;
         for (i=0; i<20; ++loops, ++i);
         if (loops !== 20) $stop;
         //
         $write("*-* All Finished *-*\n");
         $finish;
      end
   end

endmodule