1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
|
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2021 by Udi Finkelstein.
// SPDX-License-Identifier: CC0-1.0
/* verilator lint_off MULTITOP */
// First, test we haven't broken normal ports
module t1();
endmodule
module t2;
endmodule
module t3(a);
input a;
endmodule
module t4(a, b);
input a, b;
endmodule
module t5(a,);
input a;
endmodule
module t6(a,,);
input a;
endmodule
module t7(a,b,);
input a, b;
endmodule
module t8(a,b,,);
input a, b;
endmodule
module t9(a,,b);
input a, b;
endmodule
module t10(a,,b,);
input a, b;
endmodule
module t11(a,,b,,);
input a, b;
endmodule
module t12(,a,,b);
input a, b;
endmodule
module t13(,a,,b,);
input a, b;
endmodule
module t14(,a,,b,,);
input a, b;
endmodule
module t15(,,a,,b);
input a, b;
endmodule
module t16(,,a,,b,);
input a, b;
endmodule
module t17(,,a,,b,,);
input a, b;
endmodule
module t18(,);
endmodule
/* verilator lint_off NULLPORT */
module t19(,,);
endmodule
|
