1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
|
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2017 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
interface dummy_if ();
logic signal;
modport slave
(
input signal
);
modport master
(
output signal
);
endinterface: dummy_if
module sub
(
input wire signal_i,
output wire signal_o,
dummy_if.master dummy_in,
dummy_if.slave dummy_out
);
assign dummy_in.signal = signal_i;
assign signal_o = dummy_out.signal;
endmodule
module t (/*AUTOARG*/
// Outputs
signal_o,
// Inputs
signal_i
);
input signal_i;
output signal_o;
// verila tor lint_off UUSD
// verila tor lint_off UNDRIVEN
dummy_if dummy_if ();
// verila tor lint_on UUSD
// verila tor lint_on UNDRIVEN
dummy_if uusd_if ();
sub sub
(
.signal_i(signal_i),
.signal_o(signal_o),
.dummy_in(dummy_if),
.dummy_out(dummy_if)
);
endmodule
|
