1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26
|
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2024 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
class Cls;
localparam DWIDTH = 6;
typedef int my_type_t [2**DWIDTH];
mailbox #(my_type_t) m_mbx;
function new();
this.m_mbx = new(1);
endfunction
endclass
module tb_top();
Cls c;
initial begin
c = new();
$display("%p", c);
$write("*-* All Finished *-*\n");
$finish;
end
endmodule
|