File: t_mem_trace_split.v

package info (click to toggle)
verilator 5.038-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 162,552 kB
  • sloc: cpp: 139,204; python: 20,931; ansic: 10,222; yacc: 6,000; lex: 1,925; makefile: 1,260; sh: 494; perl: 282; fortran: 22
file content (31 lines) | stat: -rw-r--r-- 615 bytes parent folder | download | duplicates (2)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
// DESCRIPTION: Verilator: Demonstrate complex user typea problem with --x-assign
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2024 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0

module t (/*AUTOARG*/
   // Inputs
   clk
   );

   input clk;

   logic [31:0] mem_a [32];
   logic [15:0] mem_b [32];

   int cyc = 0;

   // finish report
   always @ (posedge clk) begin
      cyc <= cyc + 1;
      mem_a[cyc] <= cyc;
      mem_b[cyc] <= 16'(cyc);
      if (cyc == 10) begin
         $write("*-* All Finished *-*\n");
         $finish;
      end
   end


endmodule