1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
// -*- mode: C++; c-file-style: "cc-mode" -*-
//
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2006 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
#include <verilated.h>
#include VM_PREFIX_INCLUDE
#include <iostream>
// These require the above. Comment prevents clang-format moving them
#include "TestCheck.h"
double sc_time_stamp() { return 0; }
int errors = 0;
int main(int argc, char* argv[]) {
Verilated::debug(0);
Verilated::commandArgs(argc, argv);
VM_PREFIX* topp = new VM_PREFIX{""};
{
topp->a__02Ein = 0;
topp->b__02Ein = 0;
topp->uniq_in = 0;
topp->eval();
TEST_CHECK_EQ(topp->a__02Eout, 1);
TEST_CHECK_EQ(topp->b__02Eout, 0);
TEST_CHECK_EQ(topp->uniq_out, 1);
topp->a__02Ein = 1;
topp->b__02Ein = 1;
topp->uniq_in = 1;
topp->eval();
TEST_CHECK_EQ(topp->a__02Eout, 0);
TEST_CHECK_EQ(topp->b__02Eout, 1);
TEST_CHECK_EQ(topp->uniq_out, 0);
}
topp->final();
VL_DO_DANGLING(delete topp, topp);
printf("*-* All Finished *-*\n");
return errors ? 10 : 0;
}
|
